SE507892C2 - Förfarande och anordning för att åstadkomma en konstruktion för digital-till-analogomvandling med hög prestanda - Google Patents
Förfarande och anordning för att åstadkomma en konstruktion för digital-till-analogomvandling med hög prestandaInfo
- Publication number
- SE507892C2 SE507892C2 SE9604024A SE9604024A SE507892C2 SE 507892 C2 SE507892 C2 SE 507892C2 SE 9604024 A SE9604024 A SE 9604024A SE 9604024 A SE9604024 A SE 9604024A SE 507892 C2 SE507892 C2 SE 507892C2
- Authority
- SE
- Sweden
- Prior art keywords
- delay
- bit
- bit switches
- binary
- segmentation
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/68—Digital/analogue converters with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0614—Continuously compensating for, or preventing, undesired influence of physical parameters of harmonic distortion
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/68—Digital/analogue converters with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits
- H03M1/682—Digital/analogue converters with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits both converters being of the unary decoded type
- H03M1/685—Digital/analogue converters with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits both converters being of the unary decoded type the quantisation value generators of both converters being arranged in a common two-dimensional array
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/74—Simultaneous conversion
- H03M1/742—Simultaneous conversion using current sources as quantisation value generators
- H03M1/745—Simultaneous conversion using current sources as quantisation value generators with weighted currents
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/74—Simultaneous conversion
- H03M1/742—Simultaneous conversion using current sources as quantisation value generators
- H03M1/747—Simultaneous conversion using current sources as quantisation value generators with equal currents which are switched by unary decoded digital signals
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
Priority Applications (11)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE9604024A SE507892C2 (sv) | 1996-11-04 | 1996-11-04 | Förfarande och anordning för att åstadkomma en konstruktion för digital-till-analogomvandling med hög prestanda |
AU49717/97A AU4971797A (en) | 1996-11-04 | 1997-10-07 | A method and device to provide a high-performance digital-to-analog conversion architecture |
EP97912589A EP0934629B1 (en) | 1996-11-04 | 1997-10-07 | A method and device to provide a high-performance digital-to-analog conversion architecture |
CA002271061A CA2271061A1 (en) | 1996-11-04 | 1997-10-07 | A method and device to provide a high-performance digital-to-analog conversion architecture |
JP52127598A JP3815797B2 (ja) | 1996-11-04 | 1997-10-07 | 高性能d―a変換構造を提供する方法および装置 |
CNB971995656A CN1136658C (zh) | 1996-11-04 | 1997-10-07 | 提供高性能数-模变换结构的方法及装置 |
KR1019990703896A KR20000053011A (ko) | 1996-11-04 | 1997-10-07 | 고성능 디지털 아날로그 변환 구조를 제공하는 방법 및 장치 |
PCT/SE1997/001672 WO1998020616A1 (en) | 1996-11-04 | 1997-10-07 | A method and device to provide a high-performance digital-to-analog conversion architecture |
DE69720237T DE69720237T2 (de) | 1996-11-04 | 1997-10-07 | Verfahren und vorrichtung zum erzielen einer digital-analalog-umwandlungsarchitektur mit hochleistungsfähigkeit |
TW086115248A TW370742B (en) | 1996-11-04 | 1997-10-16 | A method and device to provide a high-performance-digital-to-analog conversion architecture |
US08/962,685 US5933107A (en) | 1996-04-11 | 1997-11-03 | Method and device to provide a high-performance digital-to-analog conversion architecture |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE9604024A SE507892C2 (sv) | 1996-11-04 | 1996-11-04 | Förfarande och anordning för att åstadkomma en konstruktion för digital-till-analogomvandling med hög prestanda |
Publications (3)
Publication Number | Publication Date |
---|---|
SE9604024D0 SE9604024D0 (sv) | 1996-11-04 |
SE9604024L SE9604024L (sv) | 1998-05-05 |
SE507892C2 true SE507892C2 (sv) | 1998-07-27 |
Family
ID=20404481
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SE9604024A SE507892C2 (sv) | 1996-04-11 | 1996-11-04 | Förfarande och anordning för att åstadkomma en konstruktion för digital-till-analogomvandling med hög prestanda |
Country Status (11)
Country | Link |
---|---|
US (1) | US5933107A (zh) |
EP (1) | EP0934629B1 (zh) |
JP (1) | JP3815797B2 (zh) |
KR (1) | KR20000053011A (zh) |
CN (1) | CN1136658C (zh) |
AU (1) | AU4971797A (zh) |
CA (1) | CA2271061A1 (zh) |
DE (1) | DE69720237T2 (zh) |
SE (1) | SE507892C2 (zh) |
TW (1) | TW370742B (zh) |
WO (1) | WO1998020616A1 (zh) |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000036747A (ja) * | 1998-07-17 | 2000-02-02 | Nec Corp | 信号値表現方法 |
US6236238B1 (en) * | 1999-05-13 | 2001-05-22 | Honeywell International Inc. | Output buffer with independently controllable current mirror legs |
DE10006507C2 (de) * | 2000-02-15 | 2002-07-18 | Infineon Technologies Ag | Kalibrierbarer Digital-/Analogwandler |
DE10038372C2 (de) | 2000-08-07 | 2003-03-13 | Infineon Technologies Ag | Differentieller Digital/Analog-Wandler |
KR100727885B1 (ko) * | 2003-05-20 | 2007-06-14 | 학교법인 인하학원 | 새로운 글리치 에너지 억제 회로와 새로운 2차원적 전류셀스위칭 순서를 이용한 10비트 디지털/아날로그 변환기 |
EP1642389A1 (en) * | 2003-06-27 | 2006-04-05 | Koninklijke Philips Electronics N.V. | A current steering d/a converter with reduced dynamic non-linearities |
DE60318214T2 (de) | 2003-11-21 | 2008-12-18 | Carestream Health, Inc., Rochester | Zahnärztliches Röntgengerät |
US7002499B2 (en) * | 2004-01-21 | 2006-02-21 | Hrl Laboratories, Llc | Clocked D/A converter |
US7474243B1 (en) * | 2007-09-13 | 2009-01-06 | Infineon Technologies Ag | Semiconductor device including switch that conducts based on latched bit and next bit |
JP6058918B2 (ja) * | 2012-06-06 | 2017-01-11 | ラピスセミコンダクタ株式会社 | 電流出力制御装置、電流出力制御方法、デジタル制御発振装置、デジタルpll、周波数シンセサイザ、デジタルfll、及び半導体装置 |
US8643520B1 (en) * | 2012-11-27 | 2014-02-04 | Hong Kong Applied Science & Technology Research Institute Company Ltd. | Digital-to-analog converter (DAC) current cell with shadow differential transistors for output impedance compensation |
US9191025B1 (en) * | 2014-09-30 | 2015-11-17 | Stmicroelectronics International N.V. | Segmented digital-to-analog converter |
CN105448963B (zh) * | 2015-12-04 | 2019-06-04 | 上海兆芯集成电路有限公司 | 晶体管以及电流源装置 |
KR102553262B1 (ko) | 2017-11-17 | 2023-07-07 | 삼성전자 주식회사 | 기준 전압 생성기 및 이를 포함하는 메모리 장치 |
CN115033044B (zh) * | 2021-03-05 | 2024-03-15 | 龙芯中科技术股份有限公司 | 电流源模块、稳压方法、数模转换器及设备 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57125517A (en) * | 1981-01-28 | 1982-08-04 | Victor Co Of Japan Ltd | Da conversion circuit |
JPS59163912A (ja) * | 1983-03-08 | 1984-09-17 | Toshiba Corp | C−r型da変換器 |
US4763107A (en) * | 1985-08-23 | 1988-08-09 | Burr-Brown Corporation | Subranging analog-to-digital converter with multiplexed input amplifier isolation circuit between subtraction node and LSB encoder |
US4947168A (en) * | 1988-05-23 | 1990-08-07 | Hughes Aircraft Company | Subranging analog-to-digital converter with calibration |
US5070331A (en) * | 1990-03-15 | 1991-12-03 | Analog Devices, Incorporated | High resolution D/A converter operable with single supply voltage |
JP3085803B2 (ja) * | 1992-11-26 | 2000-09-11 | 株式会社東芝 | 差動電流源回路 |
FR2733650B1 (fr) * | 1995-04-28 | 1997-07-18 | Sgs Thomson Microelectronics | Convertisseur numerique/analogique de precision |
-
1996
- 1996-11-04 SE SE9604024A patent/SE507892C2/sv not_active IP Right Cessation
-
1997
- 1997-10-07 EP EP97912589A patent/EP0934629B1/en not_active Expired - Lifetime
- 1997-10-07 WO PCT/SE1997/001672 patent/WO1998020616A1/en active IP Right Grant
- 1997-10-07 CN CNB971995656A patent/CN1136658C/zh not_active Expired - Fee Related
- 1997-10-07 CA CA002271061A patent/CA2271061A1/en not_active Abandoned
- 1997-10-07 KR KR1019990703896A patent/KR20000053011A/ko active IP Right Grant
- 1997-10-07 AU AU49717/97A patent/AU4971797A/en not_active Abandoned
- 1997-10-07 JP JP52127598A patent/JP3815797B2/ja not_active Expired - Fee Related
- 1997-10-07 DE DE69720237T patent/DE69720237T2/de not_active Expired - Lifetime
- 1997-10-16 TW TW086115248A patent/TW370742B/zh not_active IP Right Cessation
- 1997-11-03 US US08/962,685 patent/US5933107A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
CN1136658C (zh) | 2004-01-28 |
JP3815797B2 (ja) | 2006-08-30 |
SE9604024D0 (sv) | 1996-11-04 |
DE69720237T2 (de) | 2004-01-08 |
EP0934629B1 (en) | 2003-03-26 |
TW370742B (en) | 1999-09-21 |
SE9604024L (sv) | 1998-05-05 |
AU4971797A (en) | 1998-05-29 |
US5933107A (en) | 1999-08-03 |
DE69720237D1 (de) | 2003-04-30 |
KR20000053011A (ko) | 2000-08-25 |
JP2001505732A (ja) | 2001-04-24 |
WO1998020616A1 (en) | 1998-05-14 |
EP0934629A1 (en) | 1999-08-11 |
CN1237290A (zh) | 1999-12-01 |
CA2271061A1 (en) | 1998-05-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7616144B2 (en) | Resistor ladder interpolation for PGA and DAC | |
US6664906B2 (en) | Apparatus for reduced glitch energy in digital-to-analog converter | |
US7068201B1 (en) | Digital-to-analog converter | |
SE507892C2 (sv) | Förfarande och anordning för att åstadkomma en konstruktion för digital-till-analogomvandling med hög prestanda | |
Pelgrom | A 10-b 50-MHz CMOS D/A converter with 75-Omega buffer | |
US5243347A (en) | Monotonic current/resistor digital-to-analog converter and method of operation | |
US7256725B2 (en) | Resistor ladder interpolation for subranging ADC | |
US4292625A (en) | Monolithic digital-to-analog converter | |
US7825843B2 (en) | D/A converter and semiconductor integrated circuit including the same | |
US6784818B2 (en) | Analog to digital converter with interpolation of reference ladder | |
US5568145A (en) | MOS current source layout technique to minimize deviation | |
US6778122B2 (en) | Resistor string digital to analog converter with differential outputs and reduced switch count | |
US7369076B1 (en) | High precision DAC with thermometer coding | |
KR20180075319A (ko) | 스위칭 노이즈가 개선된 다단 저항열 디지털-아날로그 변환기 | |
US4851845A (en) | Encoder | |
US6218871B1 (en) | Current-switching method and circuit for digital-to-analog converters | |
US5034630A (en) | Logic circuit for use in D/A converter having ECL-type gate structure | |
Cui et al. | A 10-bit Current-steering DAC in 0.35-μm CMOS Process | |
US20040125004A1 (en) | D/A converter for converting plurality of digital signals simultaneously | |
US6496133B1 (en) | Resistor string integrated circuit and method for reduced linearity error | |
US5691721A (en) | Digital/analog converter having separately formed voltage dividing resistance regions | |
van Bavel | A 325 MHz 3.3 V 10-bit CMOS D/A converter core with novel latching driver circuit | |
US7068194B1 (en) | High-density MOS-decoded unary DAC | |
CN107809250A (zh) | 数模转换器电路 | |
JP2003258643A (ja) | D/a変換装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
NUG | Patent has lapsed |