SE454126B - Flerskiktmonsterkort samt forfarande for dess framstellning - Google Patents

Flerskiktmonsterkort samt forfarande for dess framstellning

Info

Publication number
SE454126B
SE454126B SE8103311A SE8103311A SE454126B SE 454126 B SE454126 B SE 454126B SE 8103311 A SE8103311 A SE 8103311A SE 8103311 A SE8103311 A SE 8103311A SE 454126 B SE454126 B SE 454126B
Authority
SE
Sweden
Prior art keywords
wiring
positions
plane
bores
connection
Prior art date
Application number
SE8103311A
Other languages
English (en)
Swedish (sv)
Other versions
SE8103311L (sv
Inventor
G Kisters
Original Assignee
Kollmorgen Tech Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kollmorgen Tech Corp filed Critical Kollmorgen Tech Corp
Publication of SE8103311L publication Critical patent/SE8103311L/xx
Publication of SE454126B publication Critical patent/SE454126B/sv

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0286—Programmable, customizable or modifiable circuits
    • H05K1/0287—Programmable, customizable or modifiable circuits having an universal lay-out, e.g. pad or land grid patterns or mesh patterns
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0286—Programmable, customizable or modifiable circuits
    • H05K1/0287—Programmable, customizable or modifiable circuits having an universal lay-out, e.g. pad or land grid patterns or mesh patterns
    • H05K1/0289—Programmable, customizable or modifiable circuits having an universal lay-out, e.g. pad or land grid patterns or mesh patterns having a matrix lay-out, i.e. having selectively interconnectable sets of X-conductors and Y-conductors in different planes
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/09536—Buried plated through-holes, i.e. plated through-holes formed in a core before lamination
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/06—Lamination
    • H05K2203/061—Lamination of previously made multilayered subassemblies
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49126—Assembling bases
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49156—Manufacturing circuit on or in base with selective destruction of conductive paths

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
SE8103311A 1980-05-28 1981-05-26 Flerskiktmonsterkort samt forfarande for dess framstellning SE454126B (sv)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE3020196A DE3020196C2 (de) 1980-05-28 1980-05-28 Mehrebenen-Leiterplatte und Verfahren zu deren Herstellung

Publications (2)

Publication Number Publication Date
SE8103311L SE8103311L (sv) 1981-11-29
SE454126B true SE454126B (sv) 1988-03-28

Family

ID=6103404

Family Applications (1)

Application Number Title Priority Date Filing Date
SE8103311A SE454126B (sv) 1980-05-28 1981-05-26 Flerskiktmonsterkort samt forfarande for dess framstellning

Country Status (13)

Country Link
US (1) US4438560A (xx)
JP (1) JPS5855679B2 (xx)
AT (1) ATA239381A (xx)
CA (1) CA1170781A (xx)
CH (1) CH657004A5 (xx)
DE (1) DE3020196C2 (xx)
DK (1) DK151680C (xx)
FR (1) FR2483729A1 (xx)
GB (1) GB2080042B (xx)
IL (1) IL62974A (xx)
IT (1) IT1142526B (xx)
NL (1) NL8102453A (xx)
SE (1) SE454126B (xx)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2512315A1 (fr) * 1981-09-02 1983-03-04 Rouge Francois Ebauche de circuit electrique multicouche et procede de fabrication de circuits multicouches en comportant application
US4658332A (en) * 1983-04-04 1987-04-14 Raytheon Company Compliant layer printed circuit board
US4720470A (en) * 1983-12-15 1988-01-19 Laserpath Corporation Method of making electrical circuitry
BR8407221A (pt) * 1983-12-15 1985-11-26 Laserpath Corp Circuito eletrico e processo para proporcionar um circuito eletrico
GB2166603B (en) * 1984-09-28 1988-07-20 Yazaki Corp Electrical harness
CA1237820A (en) * 1985-03-20 1988-06-07 Hitachi, Ltd. Multilayer printed circuit board
JPS62136098A (ja) * 1985-12-09 1987-06-19 富士通株式会社 高密度配線基板
JPH0427413Y2 (xx) * 1986-09-24 1992-07-01
US4837050A (en) * 1986-09-30 1989-06-06 Asahi Chemical Research Laboratory Co., Ltd. Method for producing electrically conductive circuits on a base board
JPS63150573U (xx) * 1987-03-24 1988-10-04
US4851614A (en) * 1987-05-22 1989-07-25 Compaq Computer Corporation Non-occluding mounting hole with solder pad for printed circuit boards
AU610249B2 (en) * 1987-09-29 1991-05-16 Microelectronics And Computer Technology Corporation Customizable circuitry
US5165166A (en) * 1987-09-29 1992-11-24 Microelectronics And Computer Technology Corporation Method of making a customizable circuitry
US4888665A (en) * 1988-02-19 1989-12-19 Microelectronics And Computer Technology Corporation Customizable circuitry
US5081561A (en) * 1988-02-19 1992-01-14 Microelectronics And Computer Technology Corporation Customizable circuitry
US4907127A (en) * 1988-03-21 1990-03-06 Lee John K C Printed circuit board construction and method for producing printed circuit end products
US4899439A (en) * 1989-06-15 1990-02-13 Microelectronics And Computer Technology Corporation Method of fabricating a high density electrical interconnect
US4920639A (en) * 1989-08-04 1990-05-01 Microelectronics And Computer Technology Corporation Method of making a multilevel electrical airbridge interconnect
US5157477A (en) * 1990-01-10 1992-10-20 International Business Machines Corporation Matched impedance vertical conductors in multilevel dielectric laminated wiring
US5360948A (en) * 1992-08-14 1994-11-01 Ncr Corporation Via programming for multichip modules
JP3230953B2 (ja) * 1994-07-28 2001-11-19 富士通株式会社 多層薄膜配線基板
TW387203B (en) * 1995-06-06 2000-04-11 Lsi Logic Corp Polymorphic rectilinear thieving pad
US6121679A (en) * 1998-03-10 2000-09-19 Luvara; John J. Structure for printed circuit design
US6310303B1 (en) 1998-03-10 2001-10-30 John J. Luvara Structure for printed circuit design
US6297458B1 (en) * 1999-04-14 2001-10-02 Dell Usa, L.P. Printed circuit board and method for evaluating the inner layer hole registration process capability of the printed circuit board manufacturing process
US7185427B2 (en) * 2003-04-28 2007-03-06 Agilent Technologies, Inc. Method for making electrical connections to an element on printed circuit board
JP2007059803A (ja) * 2005-08-26 2007-03-08 Fuji Xerox Co Ltd プリント基板、電子基板及び電子機器
US7954215B2 (en) * 2007-03-19 2011-06-07 Epson Toyocom Corporation Method for manufacturing acceleration sensing unit
US8809117B2 (en) * 2011-10-11 2014-08-19 Taiwain Semiconductor Manufacturing Company, Ltd. Packaging process tools and packaging methods for semiconductor devices

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3522474A (en) * 1966-01-20 1970-08-04 David Piel Electric supply means
US3509268A (en) * 1967-04-10 1970-04-28 Sperry Rand Corp Mass interconnection device
CH469424A (de) * 1968-06-10 1969-02-28 Contiflex Ag Mehrschichtige gedruckte Schaltung und Verfahren zu ihrer Herstellung
US3493671A (en) * 1968-11-15 1970-02-03 Norman H Horwitz Universal circuit board and method of forming same
US3867759A (en) * 1973-06-13 1975-02-25 Us Air Force Method of manufacturing a multi-layered strip transmission line printed circuit board integrated package
DE2627297C2 (de) * 1975-06-20 1982-06-03 International Computers Ltd., London Mehrschichtige, gedruckte Schaltungsplatte
GB1535813A (en) * 1975-07-03 1978-12-13 Ncr Co Multi-layer circuit board
SU644051A1 (ru) * 1977-04-07 1979-01-25 Орденов Ленина И Трудового Красного Знамени Предприятие П/Я А-7160 Многослойна печатна плата
JPS53129863A (en) * 1977-04-19 1978-11-13 Fujitsu Ltd Multilayer printed board
CH630211A5 (en) * 1978-08-07 1982-05-28 Contraves Ag Method for designing electrically conductive layers for producing printed circuits, as well as a multilayer base material for carrying out the method
CH630212A5 (en) * 1978-08-07 1982-05-28 Contraves Ag Method for designing electrically conductive layers for producing printed circuits, and a multilayer base material for carrying out the method
CH629057A5 (en) * 1978-08-07 1982-03-31 Contraves Ag Method for designing electrically conductive layers for producing printed circuits, as well as a multi-layer base material for carrying out the method

Also Published As

Publication number Publication date
JPS5855679B2 (ja) 1983-12-10
GB2080042A (en) 1982-01-27
IL62974A (en) 1986-01-31
CA1170781A (en) 1984-07-10
DE3020196A1 (de) 1981-12-10
FR2483729B1 (xx) 1983-05-06
DE3020196C2 (de) 1982-05-06
SE8103311L (sv) 1981-11-29
IL62974A0 (en) 1981-07-31
JPS5731199A (en) 1982-02-19
DK232781A (da) 1981-11-29
CH657004A5 (de) 1986-07-31
IT1142526B (it) 1986-10-08
DK151680C (da) 1988-07-18
GB2080042B (en) 1983-12-21
NL8102453A (nl) 1981-12-16
US4438560A (en) 1984-03-27
IT8148559A0 (it) 1981-05-28
FR2483729A1 (fr) 1981-12-04
ATA239381A (de) 1988-02-15
DK151680B (da) 1987-12-21

Similar Documents

Publication Publication Date Title
SE454126B (sv) Flerskiktmonsterkort samt forfarande for dess framstellning
CN101286454B (zh) 印制电路板的制作方法
CN103188886B (zh) 一种印制电路板及其制作方法
TWI571191B (zh) 在無核心基體處理中之電解沉積及通孔充填技術
CN101299911B (zh) 制作多层电路化衬底的方法
US5155577A (en) Integrated circuit carriers and a method for making engineering changes in said carriers
JP2015201620A (ja) 埋め込みチップを作製する方法
US6407343B1 (en) Multilayer wiring board
CN103474361B (zh) 一种嵌入式有源埋入功能基板的封装工艺及封装结构
CN104269384A (zh) 嵌入式芯片
US10182494B1 (en) Landless via concept
CN103178044A (zh) 具有一体化金属芯的多层电子支撑结构
CN102548221A (zh) 电路板的制作方法
US20150296617A1 (en) Interposer frame with polymer matrix and methods of fabrication
US10777537B2 (en) Face-to-face three-dimensional integrated circuit of simplified structure
CN103379749B (zh) 多层电路板及其制作方法
CN104869747A (zh) 印刷布线板和印刷布线板的制造方法
CN104105340A (zh) 一种封装基板导通孔结构及制作方法
JP2008153698A (ja) 面実装型光電変換装置
TW200623997A (en) Method for fabricating a multi-layer packaging substrate
CN103906354A (zh) 电路板及其制造方法
CN103887180B (zh) 引线框架加工方法
US9433105B2 (en) Method of fabricating printed circuit boards
CN107333387B (zh) 印刷电路板和半导体封装结构
CN101636041B (zh) 基板表面平坦化系统及基板表面平坦化方法

Legal Events

Date Code Title Description
NUG Patent has lapsed

Ref document number: 8103311-0

Effective date: 19910123

Format of ref document f/p: F