SE444236B - Databehandlingsanleggning innefattande en masterdator och minst tva slavdatorer - Google Patents

Databehandlingsanleggning innefattande en masterdator och minst tva slavdatorer

Info

Publication number
SE444236B
SE444236B SE8001183A SE8001183A SE444236B SE 444236 B SE444236 B SE 444236B SE 8001183 A SE8001183 A SE 8001183A SE 8001183 A SE8001183 A SE 8001183A SE 444236 B SE444236 B SE 444236B
Authority
SE
Sweden
Prior art keywords
master
slave
memory
data
computer
Prior art date
Application number
SE8001183A
Other languages
English (en)
Swedish (sv)
Other versions
SE8001183L (sv
Inventor
D Hammer
P Michel
T Schwanda
Original Assignee
Philips Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Nv filed Critical Philips Nv
Publication of SE8001183L publication Critical patent/SE8001183L/
Publication of SE444236B publication Critical patent/SE444236B/sv

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
  • Memory System (AREA)
  • Hardware Redundancy (AREA)
  • Communication Control (AREA)
SE8001183A 1979-02-19 1980-02-15 Databehandlingsanleggning innefattande en masterdator och minst tva slavdatorer SE444236B (sv)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
AT127079A AT361726B (de) 1979-02-19 1979-02-19 Datenverarbeitungsanlage mit mindestens zwei mikrocomputern

Publications (2)

Publication Number Publication Date
SE8001183L SE8001183L (sv) 1980-08-20
SE444236B true SE444236B (sv) 1986-03-24

Family

ID=3510243

Family Applications (1)

Application Number Title Priority Date Filing Date
SE8001183A SE444236B (sv) 1979-02-19 1980-02-15 Databehandlingsanleggning innefattande en masterdator och minst tva slavdatorer

Country Status (9)

Country Link
US (1) US4396978A (it)
JP (1) JPS5914778B2 (it)
AT (1) AT361726B (it)
CA (1) CA1146673A (it)
DE (1) DE3004827C2 (it)
FR (1) FR2449311B1 (it)
GB (1) GB2043973B (it)
IT (1) IT1140621B (it)
SE (1) SE444236B (it)

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4368514A (en) * 1980-04-25 1983-01-11 Timeplex, Inc. Multi-processor system
US4811279A (en) * 1981-10-05 1989-03-07 Digital Equipment Corporation Secondary storage facility employing serial communications between drive and controller
GB2112186B (en) * 1981-12-22 1985-09-11 Intersil Inc Improved distributed processing system
US4495572A (en) * 1982-02-08 1985-01-22 Zeda Computers International Limited Computer intercommunication system
JPS58217069A (ja) * 1982-06-10 1983-12-16 Fuji Xerox Co Ltd マルチ・マイクロコンピユ−タの通信方式
US4495569A (en) * 1982-06-28 1985-01-22 Mitsubishi Denki Kabushiki Kaisha Interrupt control for multiprocessor system with storage data controlling processor interrupted by devices
EP0114839B1 (en) * 1982-06-28 1991-02-06 CAE-Link Corporation A high performance multi-processor system
US4843588A (en) * 1982-09-17 1989-06-27 General Electric Company Programmable radio frequency communications device capable of programming a similar device
US4651316A (en) * 1983-07-11 1987-03-17 At&T Bell Laboratories Data link extension for data communication networks
DE3335357A1 (de) * 1983-09-29 1985-04-11 Siemens AG, 1000 Berlin und 8000 München Systemarchitektur fuer ein signalprozessorsystem zur funktionalen integration einer automatischen spracheingabe/-ausgabe
JPS60105571U (ja) * 1983-12-26 1985-07-18 三菱重工業株式会社 操向装置
US4751637A (en) * 1984-03-28 1988-06-14 Daisy Systems Corporation Digital computer for implementing event driven simulation algorithm
US4814983A (en) * 1984-03-28 1989-03-21 Daisy Systems Corporation Digital computer for implementing event driven simulation algorithm
FR2568035B1 (fr) * 1984-07-17 1989-06-02 Sagem Procede d'interconnexion de microprocesseurs
JPS61102569A (ja) * 1984-10-26 1986-05-21 Hitachi Ltd 高速論理シミユレ−シヨン装置
US4757441A (en) * 1985-02-28 1988-07-12 International Business Machines Corporation Logical arrangement for controlling use of different system displays by main proessor and coprocessor
JPS61249153A (ja) * 1985-04-26 1986-11-06 Yokogawa Medical Syst Ltd デ−タ処理装置
US4706080A (en) * 1985-08-26 1987-11-10 Bell Communications Research, Inc. Interconnection of broadcast networks
US4916647A (en) * 1987-06-26 1990-04-10 Daisy Systems Corporation Hardwired pipeline processor for logic simulation
US4873656A (en) * 1987-06-26 1989-10-10 Daisy Systems Corporation Multiple processor accelerator for logic simulation
US4872125A (en) * 1987-06-26 1989-10-03 Daisy Systems Corporation Multiple processor accelerator for logic simulation
JPS6481066A (en) * 1987-09-24 1989-03-27 Nec Corp Connection system for multi-processor
EP0340901A3 (en) * 1988-03-23 1992-12-30 Du Pont Pixel Systems Limited Access system for dual port memory
JPH01320564A (ja) * 1988-06-23 1989-12-26 Hitachi Ltd 並列処理装置
US4912633A (en) * 1988-10-24 1990-03-27 Ncr Corporation Hierarchical multiple bus computer architecture
FR2670919A1 (fr) * 1990-12-27 1992-06-26 Stanislav Bulai Systeme multiprocesseur.
DE4426001A1 (de) * 1994-07-22 1996-02-01 Sel Alcatel Ag Verfahren zur Überlastvermeidung bei einem Systemanlauf eines Mehrrechnersystems und Mehrrechnersystem dafür
US5615127A (en) * 1994-11-30 1997-03-25 International Business Machines Corporation Parallel execution of a complex task partitioned into a plurality of entities
US5604875A (en) * 1994-12-19 1997-02-18 Intel Corporation Method and apparatus for removably connecting either asynchronous or burst cache SRAM to a computer system
US7739684B2 (en) * 2003-11-25 2010-06-15 Intel Corporation Virtual direct memory access crossover
TWI293733B (en) * 2005-11-22 2008-02-21 Novatek Microelectronics Corp Asynchronous bus processing apparatus
US9465766B1 (en) * 2013-10-29 2016-10-11 Xilinx, Inc. Isolation interface for master-slave communication protocols

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BE786342A (fr) * 1971-04-15 1973-01-17 Int Standard Electric Corp Perfectionnements aux systemes utilisant des calculateurs
DE2546202A1 (de) * 1975-10-15 1977-04-28 Siemens Ag Rechnersystem aus mehreren miteinander verbundenen und zusammenwirkenden einzelrechnern und verfahren zum betrieb des rechnersystems
DE2641741C2 (de) * 1976-09-16 1986-01-16 Siemens AG, 1000 Berlin und 8000 München Rechenanlage aus mehreren miteinander über ein Sammelleitungssystem verbundenen und zusammenwirkenden Einzelrechnern und einem Steuerrechner

Also Published As

Publication number Publication date
GB2043973A (en) 1980-10-08
IT8019965A0 (it) 1980-02-15
DE3004827A1 (de) 1980-08-21
SE8001183L (sv) 1980-08-20
ATA127079A (de) 1980-08-15
JPS55112668A (en) 1980-08-30
CA1146673A (en) 1983-05-17
IT1140621B (it) 1986-10-01
FR2449311A1 (fr) 1980-09-12
FR2449311B1 (fr) 1987-01-23
IT8019965A1 (it) 1981-08-15
US4396978A (en) 1983-08-02
JPS5914778B2 (ja) 1984-04-06
AT361726B (de) 1981-03-25
GB2043973B (en) 1983-05-05
DE3004827C2 (de) 1985-11-21

Similar Documents

Publication Publication Date Title
SE444236B (sv) Databehandlingsanleggning innefattande en masterdator och minst tva slavdatorer
CA1184311A (en) Peripheral interface adapter circuit for use in i/o controller card having multiple modes of operation
JP2770603B2 (ja) 並列計算機
US6405273B1 (en) Data processing device with memory coupling unit
US5230057A (en) Simd system having logic units arranged in stages of tree structure and operation of stages controlled through respective control registers
JPS6057610B2 (ja) 複数の計算機から成る計算機システムの駆動方法
SE436156B (sv) Kanal-till-kanal-adapter for sammankoppling av databehandlingsenheter
US4115854A (en) Channel bus controller
JPH06509894A (ja) 超並列コンピュータ・システムの入出力構成
JPH0550022B2 (it)
JPS6224802B2 (it)
JPS61143865A (ja) 直接データ転送のためのインターフエース
GB2412767A (en) Processor with at least two buses between a read/write port and an associated memory with at least two portions
JPH04281642A (ja) 共用バッファを用いたクロスポイント型スイッチ装置
WO1999029071A1 (en) Resource sharing
US7350015B2 (en) Data transmission device
JPH0782478B2 (ja) マルチプロセツサシステム
JPH0827725B2 (ja) レジスタ回路
JPH04288638A (ja) コンピュータシステム
CA1270574A (en) Method for operating a memory apparatus serving as a clock interface and an apparatus for carrying out the method
EP0755139A2 (en) ATM switch address generating circuit
NO168393B (no) System for aa lenke dataoverfoeringer mellom forskjellige apparater
EP0293616A2 (en) Dynamic switch with task allocation capability
JPH01251154A (ja) メッセージ転送制御方法
SU1580384A1 (ru) Устройство дл сопр жени процессора с сетевым контроллером

Legal Events

Date Code Title Description
NUG Patent has lapsed

Ref document number: 8001183-6

Effective date: 19890425

Format of ref document f/p: F