SE430837B - Integrerad krets - Google Patents
Integrerad kretsInfo
- Publication number
- SE430837B SE430837B SE7906085A SE7906085A SE430837B SE 430837 B SE430837 B SE 430837B SE 7906085 A SE7906085 A SE 7906085A SE 7906085 A SE7906085 A SE 7906085A SE 430837 B SE430837 B SE 430837B
- Authority
- SE
- Sweden
- Prior art keywords
- layer
- polycrystalline silicon
- opening
- epitaxial
- integrated circuit
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 claims description 13
- 239000000758 substrate Substances 0.000 claims description 9
- 239000000463 material Substances 0.000 claims 2
- 239000011810 insulating material Substances 0.000 claims 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 30
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 12
- 229910052710 silicon Inorganic materials 0.000 description 12
- 239000010703 silicon Substances 0.000 description 12
- 238000005530 etching Methods 0.000 description 8
- 238000000034 method Methods 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 229910052594 sapphire Inorganic materials 0.000 description 3
- 239000010980 sapphire Substances 0.000 description 3
- 150000002500 ions Chemical class 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 235000012431 wafers Nutrition 0.000 description 2
- LNUFLCYMSVYYNW-ZPJMAFJPSA-N [(2r,3r,4s,5r,6r)-2-[(2r,3r,4s,5r,6r)-6-[(2r,3r,4s,5r,6r)-6-[(2r,3r,4s,5r,6r)-6-[[(3s,5s,8r,9s,10s,13r,14s,17r)-10,13-dimethyl-17-[(2r)-6-methylheptan-2-yl]-2,3,4,5,6,7,8,9,11,12,14,15,16,17-tetradecahydro-1h-cyclopenta[a]phenanthren-3-yl]oxy]-4,5-disulfo Chemical compound O([C@@H]1[C@@H](COS(O)(=O)=O)O[C@@H]([C@@H]([C@H]1OS(O)(=O)=O)OS(O)(=O)=O)O[C@@H]1[C@@H](COS(O)(=O)=O)O[C@@H]([C@@H]([C@H]1OS(O)(=O)=O)OS(O)(=O)=O)O[C@@H]1[C@@H](COS(O)(=O)=O)O[C@H]([C@@H]([C@H]1OS(O)(=O)=O)OS(O)(=O)=O)O[C@@H]1C[C@@H]2CC[C@H]3[C@@H]4CC[C@@H]([C@]4(CC[C@@H]3[C@@]2(C)CC1)C)[C@H](C)CCCC(C)C)[C@H]1O[C@H](COS(O)(=O)=O)[C@@H](OS(O)(=O)=O)[C@H](OS(O)(=O)=O)[C@H]1OS(O)(=O)=O LNUFLCYMSVYYNW-ZPJMAFJPSA-N 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000012258 culturing Methods 0.000 description 1
- 230000001627 detrimental effect Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 210000005081 epithelial layer Anatomy 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
- H01L21/86—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body the insulating body being sapphire, e.g. silicon on sapphire structure, i.e. SOS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/4825—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body for devices consisting of semiconductor layers on insulating or semi-insulating substrates, e.g. silicon on sapphire devices, i.e. SOS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Electrodes Of Semiconductors (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US05/936,779 US4196443A (en) | 1978-08-25 | 1978-08-25 | Buried contact configuration for CMOS/SOS integrated circuits |
Publications (2)
Publication Number | Publication Date |
---|---|
SE7906085L SE7906085L (de) | 1980-02-26 |
SE430837B true SE430837B (sv) | 1983-12-12 |
Family
ID=25469067
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SE7906085A SE430837B (sv) | 1978-08-25 | 1979-07-12 | Integrerad krets |
Country Status (9)
Country | Link |
---|---|
US (1) | US4196443A (de) |
JP (1) | JPS603780B2 (de) |
DE (1) | DE2933694C2 (de) |
FR (1) | FR2434485B1 (de) |
GB (1) | GB2029097B (de) |
IN (1) | IN150616B (de) |
IT (1) | IT1122678B (de) |
SE (1) | SE430837B (de) |
YU (1) | YU41875B (de) |
Families Citing this family (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4289834A (en) * | 1977-10-20 | 1981-09-15 | Ibm Corporation | Dense dry etched multi-level metallurgy with non-overlapped vias |
US4724530A (en) * | 1978-10-03 | 1988-02-09 | Rca Corporation | Five transistor CMOS memory cell including diodes |
JPS5721838A (en) * | 1980-07-15 | 1982-02-04 | Toshiba Corp | Semiconductor device |
US4370669A (en) * | 1980-07-16 | 1983-01-25 | General Motors Corporation | Reduced source capacitance ring-shaped IGFET load transistor in mesa-type integrated circuit |
JPS57112027A (en) * | 1980-12-29 | 1982-07-12 | Fujitsu Ltd | Manufacture of semiconductor device |
US4373254A (en) * | 1981-04-06 | 1983-02-15 | Rca Corporation | Method of fabricating buried contacts |
US4353159A (en) * | 1981-05-11 | 1982-10-12 | Rca Corporation | Method of forming self-aligned contact in semiconductor devices |
US4463273A (en) * | 1981-10-26 | 1984-07-31 | Rca Corporation | Electronic circuits and structures employing enhancement and depletion type IGFETs |
US4547959A (en) * | 1983-02-22 | 1985-10-22 | General Motors Corporation | Uses for buried contacts in integrated circuits |
US4673965A (en) * | 1983-02-22 | 1987-06-16 | General Motors Corporation | Uses for buried contacts in integrated circuits |
GB2140203B (en) * | 1983-03-15 | 1987-01-14 | Canon Kk | Thin film transistor with wiring layer continuous with the source and drain |
US4512073A (en) * | 1984-02-23 | 1985-04-23 | Rca Corporation | Method of forming self-aligned contact openings |
JPS61166486A (ja) * | 1985-01-17 | 1986-07-28 | 株式会社日立ビルシステムサービス | エレベ−タ−の乗りかご |
JPH03154341A (ja) * | 1989-11-10 | 1991-07-02 | Toshiba Corp | 半導体装置 |
US5412239A (en) * | 1993-05-14 | 1995-05-02 | Siliconix Incorporated | Contact geometry for improved lateral MOSFET |
ES1024282Y (es) * | 1993-05-20 | 1994-04-01 | Rotoquim S L | Maquina centrifugadora perfeccionada. |
KR100276387B1 (ko) * | 1998-01-08 | 2000-12-15 | 윤종용 | 반도체 장치의 자기정렬 콘택 형성 방법 |
US6166441A (en) * | 1998-11-12 | 2000-12-26 | Intel Corporation | Method of forming a via overlap |
US6396368B1 (en) | 1999-11-10 | 2002-05-28 | Hrl Laboratories, Llc | CMOS-compatible MEM switches and method of making |
US7217977B2 (en) * | 2004-04-19 | 2007-05-15 | Hrl Laboratories, Llc | Covert transformation of transistor properties as a circuit protection method |
US6815816B1 (en) | 2000-10-25 | 2004-11-09 | Hrl Laboratories, Llc | Implanted hidden interconnections in a semiconductor device for preventing reverse engineering |
US7294935B2 (en) * | 2001-01-24 | 2007-11-13 | Hrl Laboratories, Llc | Integrated circuits protected against reverse engineering and method for fabricating the same using an apparent metal contact line terminating on field oxide |
US6791191B2 (en) | 2001-01-24 | 2004-09-14 | Hrl Laboratories, Llc | Integrated circuits protected against reverse engineering and method for fabricating the same using vias without metal terminations |
US6774413B2 (en) | 2001-06-15 | 2004-08-10 | Hrl Laboratories, Llc | Integrated circuit structure with programmable connector/isolator |
US6740942B2 (en) * | 2001-06-15 | 2004-05-25 | Hrl Laboratories, Llc. | Permanently on transistor implemented using a double polysilicon layer CMOS process with buried contact |
US6897535B2 (en) * | 2002-05-14 | 2005-05-24 | Hrl Laboratories, Llc | Integrated circuit with reverse engineering protection |
US7049667B2 (en) | 2002-09-27 | 2006-05-23 | Hrl Laboratories, Llc | Conductive channel pseudo block process and circuit to inhibit reverse engineering |
US6979606B2 (en) | 2002-11-22 | 2005-12-27 | Hrl Laboratories, Llc | Use of silicon block process step to camouflage a false transistor |
AU2003293540A1 (en) * | 2002-12-13 | 2004-07-09 | Raytheon Company | Integrated circuit modification using well implants |
US7242063B1 (en) | 2004-06-29 | 2007-07-10 | Hrl Laboratories, Llc | Symmetric non-intrusive and covert technique to render a transistor permanently non-operable |
US8168487B2 (en) * | 2006-09-28 | 2012-05-01 | Hrl Laboratories, Llc | Programmable connection and isolation of active regions in an integrated circuit using ambiguous features to confuse a reverse engineer |
KR101371087B1 (ko) * | 2011-06-29 | 2014-03-07 | 이형구 | 가압 또는 감압용기의 도어 자동실링장치 |
US20130320522A1 (en) * | 2012-05-30 | 2013-12-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Re-distribution Layer Via Structure and Method of Making Same |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4844830B1 (de) * | 1969-08-21 | 1973-12-27 | Tokyo Shibaura Electric Co | |
US3837935A (en) * | 1971-05-28 | 1974-09-24 | Fujitsu Ltd | Semiconductor devices and method of manufacturing the same |
US3742315A (en) * | 1971-10-18 | 1973-06-26 | Matsushita Electronics Corp | Schottky barrier type semiconductor device with improved backward breakdown voltage characteristic |
CA1010158A (en) * | 1973-01-05 | 1977-05-10 | Westinghouse Electric Corporation | Epitaxially grown silicon layers with relatively long minority carrier lifetimes |
US3958266A (en) * | 1974-04-19 | 1976-05-18 | Rca Corporation | Deep depletion insulated gate field effect transistors |
US4125854A (en) * | 1976-12-02 | 1978-11-14 | Mostek Corporation | Symmetrical cell layout for static RAM |
-
1978
- 1978-08-25 US US05/936,779 patent/US4196443A/en not_active Expired - Lifetime
-
1979
- 1979-01-02 IN IN4/CAL/79A patent/IN150616B/en unknown
- 1979-07-12 SE SE7906085A patent/SE430837B/sv not_active IP Right Cessation
- 1979-08-01 IT IT24855/79A patent/IT1122678B/it active
- 1979-08-07 YU YU1921/79A patent/YU41875B/xx unknown
- 1979-08-16 GB GB7928612A patent/GB2029097B/en not_active Expired
- 1979-08-20 DE DE2933694A patent/DE2933694C2/de not_active Expired
- 1979-08-22 JP JP54107658A patent/JPS603780B2/ja not_active Expired
- 1979-08-23 FR FR7921291A patent/FR2434485B1/fr not_active Expired
Also Published As
Publication number | Publication date |
---|---|
DE2933694C2 (de) | 1982-05-27 |
IT1122678B (it) | 1986-04-23 |
JPS603780B2 (ja) | 1985-01-30 |
IN150616B (de) | 1982-11-13 |
YU41875B (en) | 1988-02-29 |
YU192179A (en) | 1982-06-30 |
US4196443A (en) | 1980-04-01 |
GB2029097A (en) | 1980-03-12 |
JPS5530894A (en) | 1980-03-04 |
GB2029097B (en) | 1983-01-12 |
FR2434485B1 (fr) | 1985-07-19 |
FR2434485A1 (fr) | 1980-03-21 |
IT7924855A0 (it) | 1979-08-01 |
DE2933694A1 (de) | 1980-03-06 |
SE7906085L (de) | 1980-02-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SE430837B (sv) | Integrerad krets | |
TWI585982B (zh) | 集成於垂直閘極鰭式場效二極體之靜電放電及被動結構 | |
US4379305A (en) | Mesh gate V-MOS power FET | |
KR910006699B1 (ko) | 반도체 장치 | |
EP0159179A2 (de) | Aufbau eines Bipolartransistors | |
EP0087472B1 (de) | Verfahren zur herstellung von elektrischen kontakten auf zonen in einem halbleitersubstrat | |
EP0293979A2 (de) | Oxydisolierungsstruktur ohne bird-beak für integrierte Schaltungen | |
JP2000091571A (ja) | 半導体装置 | |
KR19980053145A (ko) | 반도체 소자의 제조 방법 | |
JP3307481B2 (ja) | 半導体装置 | |
KR20060023009A (ko) | 고전압 트랜지스터 및 그 제조 방법 | |
KR100192973B1 (ko) | 경사진 게이트 산화막을 갖는 전력용 모스 소자및그제조방법 | |
JP2817226B2 (ja) | 半導体装置の製造方法 | |
JPH0227737A (ja) | 半導体装置の製造方法 | |
JP2003258049A (ja) | 半導体装置の製造方法 | |
US5786222A (en) | Method of manufacturing high performance bipolar transistors in a BiCMOS process | |
JP2759624B2 (ja) | 半導体素子の構造及びその製造方法 | |
JP5562628B2 (ja) | 半導体装置の製造方法 | |
KR100239455B1 (ko) | 반도체 소자의 제조 방법 | |
JPS61231764A (ja) | 半導体装置 | |
JPH01241163A (ja) | 半導体装置とその製造方法 | |
JPS6113383B2 (de) | ||
JPH0379030A (ja) | 半導体装置 | |
JPS61176147A (ja) | 半導体装置の製造方法 | |
JPS62140462A (ja) | 半導体装置の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
NAL | Patent in force |
Ref document number: 7906085-1 Format of ref document f/p: F |
|
NUG | Patent has lapsed |
Ref document number: 7906085-1 Format of ref document f/p: F |