NO852512L - Fremgangsmaate og anordning for fremstilling av flerlagslederplater. - Google Patents
Fremgangsmaate og anordning for fremstilling av flerlagslederplater.Info
- Publication number
- NO852512L NO852512L NO852512A NO852512A NO852512L NO 852512 L NO852512 L NO 852512L NO 852512 A NO852512 A NO 852512A NO 852512 A NO852512 A NO 852512A NO 852512 L NO852512 L NO 852512L
- Authority
- NO
- Norway
- Prior art keywords
- laminates
- relation
- connecting elements
- rivets
- press
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/18, H10D48/04 and H10D48/07, with or without impurities, e.g. doping materials
- H01L21/46—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428
- H01L21/461—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/469—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After-treatment of these layers
- H01L21/47—Organic layers, e.g. photoresist
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4638—Aligning and fixing the circuit boards before lamination; Detecting or measuring the misalignment after lamination; Aligning external circuit patterns or via connections relative to internal circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10431—Details of mounted components
- H05K2201/10598—Means for fastening a component, a casing or a heat sink whereby a pressure is exerted on the component towards the PCB
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Laminated Bodies (AREA)
- Details Of Indoor Wiring (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19843423181 DE3423181A1 (de) | 1984-06-22 | 1984-06-22 | Verfahren zur herstellung von vorlaminaten fuer mehrlagenleiterplatten |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| NO852512L true NO852512L (no) | 1985-12-23 |
Family
ID=6238964
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| NO852512A NO852512L (no) | 1984-06-22 | 1985-06-21 | Fremgangsmaate og anordning for fremstilling av flerlagslederplater. |
Country Status (18)
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4801489A (en) * | 1986-03-13 | 1989-01-31 | Nintendo Co., Ltd. | Printed circuit board capable of preventing electromagnetic interference |
| JPS62295488A (ja) * | 1986-06-14 | 1987-12-22 | 松下電工株式会社 | 多層プリント配線板の製法 |
| DE3819785A1 (de) * | 1988-06-10 | 1989-12-14 | Ferrozell Sachs & Co Gmbh | Verfahren zum herstellen von mehrlagigen, gedruckten leiterplatten |
| CH678412A5 (enrdf_load_stackoverflow) * | 1988-11-11 | 1991-09-13 | Fela Planungs Ag | |
| SE9001766L (sv) * | 1990-05-16 | 1991-09-02 | Perstorp Ab | Saett vid tillverkning av flerlagermoensterkort |
| US5832596A (en) * | 1996-12-31 | 1998-11-10 | Stmicroelectronics, Inc. | Method of making multiple-bond shelf plastic package |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57196598A (en) * | 1981-05-29 | 1982-12-02 | Hitachi Ltd | Method of producing multilayer printed board |
-
1984
- 1984-06-22 DE DE19843423181 patent/DE3423181A1/de not_active Withdrawn
-
1985
- 1985-06-12 EP EP85107263A patent/EP0167867A3/de not_active Withdrawn
- 1985-06-18 IL IL75551A patent/IL75551A0/xx unknown
- 1985-06-19 DK DK278185A patent/DK278185A/da not_active Application Discontinuation
- 1985-06-20 DD DD85277577A patent/DD234643A5/de unknown
- 1985-06-20 KR KR1019850004389A patent/KR860000711A/ko not_active Withdrawn
- 1985-06-20 FI FI852464A patent/FI852464L/fi not_active Application Discontinuation
- 1985-06-20 BR BR8502956A patent/BR8502956A/pt unknown
- 1985-06-20 GR GR851516A patent/GR851516B/el unknown
- 1985-06-20 ZA ZA854662A patent/ZA854662B/xx unknown
- 1985-06-21 JP JP60134463A patent/JPS6169197A/ja active Pending
- 1985-06-21 PL PL25411885A patent/PL254118A1/xx unknown
- 1985-06-21 ES ES544405A patent/ES8701453A1/es not_active Expired
- 1985-06-21 PT PT80686A patent/PT80686B/pt not_active IP Right Cessation
- 1985-06-21 CA CA000484824A patent/CA1224884A/en not_active Expired
- 1985-06-21 NO NO852512A patent/NO852512L/no unknown
- 1985-06-21 AU AU43951/85A patent/AU4395185A/en not_active Abandoned
- 1985-06-21 HU HU852453A patent/HUT39311A/hu unknown
Also Published As
| Publication number | Publication date |
|---|---|
| FI852464A7 (fi) | 1985-12-23 |
| IL75551A0 (en) | 1985-10-31 |
| ZA854662B (en) | 1986-04-30 |
| EP0167867A2 (de) | 1986-01-15 |
| AU4395185A (en) | 1986-01-02 |
| HUT39311A (en) | 1986-08-28 |
| FI852464L (fi) | 1985-12-23 |
| ES8701453A1 (es) | 1986-11-16 |
| BR8502956A (pt) | 1986-03-04 |
| JPS6169197A (ja) | 1986-04-09 |
| PT80686A (de) | 1985-07-01 |
| DK278185A (da) | 1985-12-23 |
| DD234643A5 (de) | 1986-04-09 |
| ES544405A0 (es) | 1986-11-16 |
| PL254118A1 (en) | 1986-05-06 |
| GR851516B (enrdf_load_stackoverflow) | 1985-11-25 |
| FI852464A0 (fi) | 1985-06-20 |
| KR860000711A (ko) | 1986-01-30 |
| DK278185D0 (da) | 1985-06-19 |
| PT80686B (de) | 1987-02-12 |
| EP0167867A3 (de) | 1987-01-28 |
| DE3423181A1 (de) | 1986-01-02 |
| CA1224884A (en) | 1987-07-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0411142B1 (en) | Outer layer material of multilayer printed wiring board and production thereof | |
| NO852512L (no) | Fremgangsmaate og anordning for fremstilling av flerlagslederplater. | |
| US5047896A (en) | Assembly of multi-layer circuit boards secured by plastic rivets | |
| CN104968141B (zh) | 一种多层微波数字复合基板及其压制方法 | |
| KR101654020B1 (ko) | 미세 정렬을 위한 다층 연성회로기판의 제조방법 | |
| CN113573468B (zh) | 一种多层电路板及生产方法 | |
| CN113163605B (zh) | 一种高散热铝基电路板的制作方法及高散热铝基电路板 | |
| KR20240164447A (ko) | 절단층 적층 제조를 사용하는 부품 제작 | |
| JPH11348155A (ja) | ハニカムサンドイッチパネルへのインサート取付方法 | |
| JP2602423B2 (ja) | 多層銅張積層板の製造方法 | |
| EP0528963A1 (en) | PROCESS FOR PRODUCING A MULTILAYER PRINTED CIRCUIT BOARD. | |
| JP2000269639A (ja) | 多層プリント配線板の製造方法 | |
| JPH0424998A (ja) | 多層プリント配線板の製造方法 | |
| JP2609298B2 (ja) | 多層積層板の製造方法 | |
| CN211702596U (zh) | 一种压合组装软硬结合板装置 | |
| JPH04326597A (ja) | 多層プリント配線板の製造方法 | |
| JP3838108B2 (ja) | 多層プリント配線板の製造方法 | |
| JPH06244555A (ja) | 多層積層板の製造方法 | |
| JPH01248695A (ja) | 多層印刷配線板の製法 | |
| US20060016565A1 (en) | Floating pin lamination plate system for multilayer circuit boards | |
| KR20020023888A (ko) | 다층인쇄회로기판 및 그 제조 방법 | |
| JPH02296394A (ja) | 多層印刷配線板の製造方法 | |
| JP2609299B2 (ja) | 多層積層板製造方法 | |
| KR20160112508A (ko) | 본딩 타겟 가이드 | |
| JPS6125547B2 (enrdf_load_stackoverflow) |