NL9301093A - Processorcircuit omvattende een eerste processor, een geheugen en een periferiecircuit, en systeem omvattende het processorcircuit en een tweede processor. - Google Patents

Processorcircuit omvattende een eerste processor, een geheugen en een periferiecircuit, en systeem omvattende het processorcircuit en een tweede processor. Download PDF

Info

Publication number
NL9301093A
NL9301093A NL9301093A NL9301093A NL9301093A NL 9301093 A NL9301093 A NL 9301093A NL 9301093 A NL9301093 A NL 9301093A NL 9301093 A NL9301093 A NL 9301093A NL 9301093 A NL9301093 A NL 9301093A
Authority
NL
Netherlands
Prior art keywords
processor
memory
signal
circuit
time interval
Prior art date
Application number
NL9301093A
Other languages
English (en)
Dutch (nl)
Original Assignee
Nederland Ptt
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nederland Ptt filed Critical Nederland Ptt
Priority to NL9301093A priority Critical patent/NL9301093A/nl
Priority to DE69423058T priority patent/DE69423058T2/de
Priority to AT94201331T priority patent/ATE189931T1/de
Priority to EP94201331A priority patent/EP0631237B1/de
Priority to US08/253,406 priority patent/US5574929A/en
Priority to JP6174668A priority patent/JPH0778122A/ja
Publication of NL9301093A publication Critical patent/NL9301093A/nl

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
NL9301093A 1993-06-23 1993-06-23 Processorcircuit omvattende een eerste processor, een geheugen en een periferiecircuit, en systeem omvattende het processorcircuit en een tweede processor. NL9301093A (nl)

Priority Applications (6)

Application Number Priority Date Filing Date Title
NL9301093A NL9301093A (nl) 1993-06-23 1993-06-23 Processorcircuit omvattende een eerste processor, een geheugen en een periferiecircuit, en systeem omvattende het processorcircuit en een tweede processor.
DE69423058T DE69423058T2 (de) 1993-06-23 1994-05-18 Prozessorschaltung mit einem ersten Prozessor, einem Speicher und einem peripheren Schaltkreis und System mit dieser Prozessorschaltung und einem zweiten Prozessor
AT94201331T ATE189931T1 (de) 1993-06-23 1994-05-18 Prozessorschaltung mit einem ersten prozessor, einem speicher und einem peripheren schaltkreis und system mit dieser prozessorschaltung und einem zweiten prozessor
EP94201331A EP0631237B1 (de) 1993-06-23 1994-05-18 Prozessorschaltung mit einem ersten Prozessor, einem Speicher und einem peripheren Schaltkreis und System mit dieser Prozessorschaltung und einem zweiten Prozessor
US08/253,406 US5574929A (en) 1993-06-23 1994-06-03 Processor circuit comprising a first processor, a memory and a peripheral circuit, and system comprising the processor circuit and a second processor
JP6174668A JPH0778122A (ja) 1993-06-23 1994-06-23 第１プロセッサー、メモリーおよび周辺回路からなるプロセッサー回路、および該プロセッサー回路と第２プロセッサーからなるシステム

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
NL9301093A NL9301093A (nl) 1993-06-23 1993-06-23 Processorcircuit omvattende een eerste processor, een geheugen en een periferiecircuit, en systeem omvattende het processorcircuit en een tweede processor.
NL9301093 1993-06-23

Publications (1)

Publication Number Publication Date
NL9301093A true NL9301093A (nl) 1995-01-16

Family

ID=19862572

Family Applications (1)

Application Number Title Priority Date Filing Date
NL9301093A NL9301093A (nl) 1993-06-23 1993-06-23 Processorcircuit omvattende een eerste processor, een geheugen en een periferiecircuit, en systeem omvattende het processorcircuit en een tweede processor.

Country Status (6)

Country Link
US (1) US5574929A (de)
EP (1) EP0631237B1 (de)
JP (1) JPH0778122A (de)
AT (1) ATE189931T1 (de)
DE (1) DE69423058T2 (de)
NL (1) NL9301093A (de)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08101751A (ja) * 1994-09-30 1996-04-16 Mitsubishi Electric Corp Ｐｃカード及びｐｃカードシステム
US5999997A (en) * 1996-07-26 1999-12-07 Compaq Computer Corporation Two computers cooperating via interconnected busses
US7111290B1 (en) 1999-01-28 2006-09-19 Ati International Srl Profiling program execution to identify frequently-executed portions and to assist binary translation
US6763452B1 (en) 1999-01-28 2004-07-13 Ati International Srl Modifying program execution based on profiling
US7275246B1 (en) 1999-01-28 2007-09-25 Ati International Srl Executing programs for a first computer architecture on a computer of a second architecture
US7013456B1 (en) 1999-01-28 2006-03-14 Ati International Srl Profiling execution of computer programs
US8074055B1 (en) 1999-01-28 2011-12-06 Ati Technologies Ulc Altering data storage conventions of a processor when execution flows from first architecture code to second architecture code
US6954923B1 (en) 1999-01-28 2005-10-11 Ati International Srl Recording classification of instructions executed by a computer
US8127121B2 (en) 1999-01-28 2012-02-28 Ati Technologies Ulc Apparatus for executing programs for a first computer architechture on a computer of a second architechture
US7065633B1 (en) 1999-01-28 2006-06-20 Ati International Srl System for delivering exception raised in first architecture to operating system coded in second architecture in dual architecture CPU
US8065504B2 (en) 1999-01-28 2011-11-22 Ati International Srl Using on-chip and off-chip look-up tables indexed by instruction address to control instruction execution in a processor
US6978462B1 (en) 1999-01-28 2005-12-20 Ati International Srl Profiling execution of a sequence of events occuring during a profiled execution interval that matches time-independent selection criteria of events to be profiled
US7941647B2 (en) 1999-01-28 2011-05-10 Ati Technologies Ulc Computer for executing two instruction sets and adds a macroinstruction end marker for performing iterations after loop termination
US6779107B1 (en) 1999-05-28 2004-08-17 Ati International Srl Computer execution by opportunistic adaptation
US6549959B1 (en) 1999-08-30 2003-04-15 Ati International Srl Detecting modification to computer memory by a DMA device
US6934832B1 (en) 2000-01-18 2005-08-23 Ati International Srl Exception mechanism for a computer
TW501045B (en) * 2000-03-03 2002-09-01 Sony Computer Entertainment Inc Entertainment device and computer system having exchangeability
US6738852B1 (en) * 2000-09-27 2004-05-18 Palm Source, Inc. Palmtop computer expansion using shared memory access
US20040068591A1 (en) * 2002-10-03 2004-04-08 Workman Michael Lee Systems and methods of multiple access paths to single ported storage devices
US20040123027A1 (en) * 2002-10-03 2004-06-24 Workman Michael Lee Systems and methods of multiple access paths to single ported storage devices
US6925928B2 (en) * 2003-09-18 2005-08-09 Anthony Fox Trash compactor for fast food restaurant waste
US8117494B2 (en) 2009-12-22 2012-02-14 Intel Corporation DMI redundancy in multiple processor computer systems
US9240405B2 (en) 2011-04-19 2016-01-19 Macronix International Co., Ltd. Memory with off-chip controller
CN102768995B (zh) * 2011-05-06 2014-12-31 旺宏电子股份有限公司 具有芯片外控制器的存储器装置及其制造方法
WO2017110710A1 (ja) 2015-12-25 2017-06-29 東レ株式会社 樹脂組成物

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4327408A (en) * 1979-04-17 1982-04-27 Data General Corporation Controller device with diagnostic capability for use in interfacing a central processing unit with a peripheral storage device
EP0106557A2 (de) * 1982-10-01 1984-04-25 Western Electric Company, Incorporated Doppelport-Zugriffsschaltung
US4534011A (en) * 1982-02-02 1985-08-06 International Business Machines Corporation Peripheral attachment interface for I/O controller having cycle steal and off-line modes

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4204251A (en) * 1977-12-28 1980-05-20 Finn Brudevold Interconnection unit for multiple data processing systems
JPS567155A (en) * 1979-06-29 1981-01-24 Toshiba Corp System support device
FR2531550B1 (fr) * 1982-08-06 1987-09-25 Ozil Maurice Dispositif de couplage universel pour la mise en communication d'ensembles de traitement d'informations et d'au moins une unite peripherique
US4720784A (en) * 1983-10-18 1988-01-19 Thiruvengadam Radhakrishnan Multicomputer network
JPH0831050B2 (ja) * 1986-04-28 1996-03-27 株式会社日立製作所 系切替方式
JPH0293970A (ja) * 1988-09-30 1990-04-04 Nec Corp マルチプロセサシステム
US5101490A (en) * 1989-01-10 1992-03-31 Bull Hn Information Systems Inc. Peripheral device controller with an EEPROM with microinstructions for a RAM control store
JP2545482B2 (ja) * 1990-03-15 1996-10-16 富士通株式会社 インタ―フェイス装置の転送パラメ―タ設定方法
JP2575557B2 (ja) * 1990-11-13 1997-01-29 インターナショナル・ビジネス・マシーンズ・コーポレイション スーパーコンピユータシステム
JPH04305758A (ja) * 1991-04-02 1992-10-28 Nec Corp 情報処理装置
JPH0522314A (ja) * 1991-07-17 1993-01-29 Mitsubishi Electric Corp データ伝送装置
JPH05120060A (ja) * 1991-10-24 1993-05-18 Nec Ibaraki Ltd 障害データ採取方式

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4327408A (en) * 1979-04-17 1982-04-27 Data General Corporation Controller device with diagnostic capability for use in interfacing a central processing unit with a peripheral storage device
US4534011A (en) * 1982-02-02 1985-08-06 International Business Machines Corporation Peripheral attachment interface for I/O controller having cycle steal and off-line modes
EP0106557A2 (de) * 1982-10-01 1984-04-25 Western Electric Company, Incorporated Doppelport-Zugriffsschaltung

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
ERWIN RIEG: "SCSI-Schnittstelle: Verbessertes Konzept vermeidet Engpässe", ELEKTRONIK, vol. 29, no. 20, September 1989 (1989-09-01), MUNCHEN DE, pages 52 - 56 *

Also Published As

Publication number Publication date
ATE189931T1 (de) 2000-03-15
EP0631237B1 (de) 2000-02-23
EP0631237A1 (de) 1994-12-28
DE69423058T2 (de) 2000-08-03
JPH0778122A (ja) 1995-03-20
US5574929A (en) 1996-11-12
DE69423058D1 (de) 2000-03-30

Similar Documents

Publication Publication Date Title
NL9301093A (nl) Processorcircuit omvattende een eerste processor, een geheugen en een periferiecircuit, en systeem omvattende het processorcircuit en een tweede processor.
EP0135879B1 (de) Interface-Schaltung und Verfahren zum Verbinden einer Speichersteuereinrichtung mit einem synchronen oder asynchronen Bussystem
JP2532135B2 (ja) 高速度低ピンカウントバスインタ―フェイス
EP0801352B1 (de) Datenverarbeitungssystem
JPH06509199A (ja) コンピュータ・ワークステーション拡張シャシー
JPS5837585B2 (ja) ケイサンキソウチ
JPH02500783A (ja) コマンダノードからのインターロック読み取りコマンドメッセージをレスポンダノードで実行する装置
EP0329776A1 (de) Anordnung und verfahren zur verbindung von bussen in einem multibusdatenverarbeitungssystem
AU1807988A (en) Node for servicing interrupt request messages on a pended bus
JP2001290752A (ja) システム・コンフィギュレーションを決定するための方法、システム、及びプログラム
CA1193742A (en) Computer system comprising a data, address and control signal bus which comprises a left bus and a right bus
JPH09218849A (ja) デバイスのブリッジ方法及び装置
US20020019899A1 (en) Method of bus priority arbitration
JPS5921048B2 (ja) 多重取出しバス・サイクル操作を与えるシステム
US6185651B1 (en) SCSI bus extender utilizing tagged queuing in a multi-initiator environment
WO1988008583A1 (en) High performance low pin count bus interface
JP4597507B2 (ja) 記憶デバイス制御装置及び記憶デバイス制御装置の制御方法
US7085903B2 (en) Method, apparatus, and program for improving data mirroring performance in a SCSI topology
EP0200040A1 (de) Bus-Arbiter
EP0533429A2 (de) Rechnerbussteuerungssystem
JPH0560625B2 (de)
JPH01501660A (ja) コンピユータ間通信制御装置及びその方法
JP2004348745A (ja) 高速の帯域幅のシステムバスを仲裁するためのバスシステム及びその方法
KR100243093B1 (ko) 이중 상호 연결망을 위한 포트 중재 장치 및 그 중재방법
JP2820054B2 (ja) バスインタフェース装置

Legal Events

Date Code Title Description
A1B A search report has been drawn up
BV The patent application has lapsed