DE69423058T2 - Prozessorschaltung mit einem ersten Prozessor, einem Speicher und einem peripheren Schaltkreis und System mit dieser Prozessorschaltung und einem zweiten Prozessor - Google Patents

Prozessorschaltung mit einem ersten Prozessor, einem Speicher und einem peripheren Schaltkreis und System mit dieser Prozessorschaltung und einem zweiten Prozessor

Info

Publication number
DE69423058T2
DE69423058T2 DE69423058T DE69423058T DE69423058T2 DE 69423058 T2 DE69423058 T2 DE 69423058T2 DE 69423058 T DE69423058 T DE 69423058T DE 69423058 T DE69423058 T DE 69423058T DE 69423058 T2 DE69423058 T2 DE 69423058T2
Authority
DE
Germany
Prior art keywords
processor
circuit
ram
periphery
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69423058T
Other languages
English (en)
Other versions
DE69423058D1 (de
Inventor
Bruchem Dirk Jan Jacobus Van
Rob Pieterse
Wing Keung Cheung
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke KPN NV
Original Assignee
Koninklijke KPN NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke KPN NV filed Critical Koninklijke KPN NV
Publication of DE69423058D1 publication Critical patent/DE69423058D1/de
Application granted granted Critical
Publication of DE69423058T2 publication Critical patent/DE69423058T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices
    • G06F13/12Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
  • Multi Processors (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
DE69423058T 1993-06-23 1994-05-18 Prozessorschaltung mit einem ersten Prozessor, einem Speicher und einem peripheren Schaltkreis und System mit dieser Prozessorschaltung und einem zweiten Prozessor Expired - Fee Related DE69423058T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
NL9301093A NL9301093A (nl) 1993-06-23 1993-06-23 Processorcircuit omvattende een eerste processor, een geheugen en een periferiecircuit, en systeem omvattende het processorcircuit en een tweede processor.

Publications (2)

Publication Number Publication Date
DE69423058D1 DE69423058D1 (de) 2000-03-30
DE69423058T2 true DE69423058T2 (de) 2000-08-03

Family

ID=19862572

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69423058T Expired - Fee Related DE69423058T2 (de) 1993-06-23 1994-05-18 Prozessorschaltung mit einem ersten Prozessor, einem Speicher und einem peripheren Schaltkreis und System mit dieser Prozessorschaltung und einem zweiten Prozessor

Country Status (6)

Country Link
US (1) US5574929A (de)
EP (1) EP0631237B1 (de)
JP (1) JPH0778122A (de)
AT (1) ATE189931T1 (de)
DE (1) DE69423058T2 (de)
NL (1) NL9301093A (de)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08101751A (ja) * 1994-09-30 1996-04-16 Mitsubishi Electric Corp Pcカード及びpcカードシステム
US5999997A (en) * 1996-07-26 1999-12-07 Compaq Computer Corporation Two computers cooperating via interconnected busses
US7013456B1 (en) 1999-01-28 2006-03-14 Ati International Srl Profiling execution of computer programs
US7941647B2 (en) 1999-01-28 2011-05-10 Ati Technologies Ulc Computer for executing two instruction sets and adds a macroinstruction end marker for performing iterations after loop termination
US6826748B1 (en) 1999-01-28 2004-11-30 Ati International Srl Profiling program execution into registers of a computer
US7275246B1 (en) 1999-01-28 2007-09-25 Ati International Srl Executing programs for a first computer architecture on a computer of a second architecture
US6954923B1 (en) 1999-01-28 2005-10-11 Ati International Srl Recording classification of instructions executed by a computer
US7111290B1 (en) 1999-01-28 2006-09-19 Ati International Srl Profiling program execution to identify frequently-executed portions and to assist binary translation
US8121828B2 (en) 1999-01-28 2012-02-21 Ati Technologies Ulc Detecting conditions for transfer of execution from one computer instruction stream to another and executing transfer on satisfaction of the conditions
US8074055B1 (en) 1999-01-28 2011-12-06 Ati Technologies Ulc Altering data storage conventions of a processor when execution flows from first architecture code to second architecture code
US8127121B2 (en) 1999-01-28 2012-02-28 Ati Technologies Ulc Apparatus for executing programs for a first computer architechture on a computer of a second architechture
US6978462B1 (en) 1999-01-28 2005-12-20 Ati International Srl Profiling execution of a sequence of events occuring during a profiled execution interval that matches time-independent selection criteria of events to be profiled
US7065633B1 (en) 1999-01-28 2006-06-20 Ati International Srl System for delivering exception raised in first architecture to operating system coded in second architecture in dual architecture CPU
US6779107B1 (en) 1999-05-28 2004-08-17 Ati International Srl Computer execution by opportunistic adaptation
US6549959B1 (en) 1999-08-30 2003-04-15 Ati International Srl Detecting modification to computer memory by a DMA device
US6934832B1 (en) 2000-01-18 2005-08-23 Ati International Srl Exception mechanism for a computer
US6677951B2 (en) * 2000-03-03 2004-01-13 Sony Computer Entertainment, Inc. Entertainment apparatus having compatibility and computer system
US6738852B1 (en) * 2000-09-27 2004-05-18 Palm Source, Inc. Palmtop computer expansion using shared memory access
US20040068591A1 (en) * 2002-10-03 2004-04-08 Workman Michael Lee Systems and methods of multiple access paths to single ported storage devices
US20040123027A1 (en) * 2002-10-03 2004-06-24 Workman Michael Lee Systems and methods of multiple access paths to single ported storage devices
US6925928B2 (en) * 2003-09-18 2005-08-09 Anthony Fox Trash compactor for fast food restaurant waste
US8117494B2 (en) 2009-12-22 2012-02-14 Intel Corporation DMI redundancy in multiple processor computer systems
US9240405B2 (en) 2011-04-19 2016-01-19 Macronix International Co., Ltd. Memory with off-chip controller
CN102768995B (zh) * 2011-05-06 2014-12-31 旺宏电子股份有限公司 具有芯片外控制器的存储器装置及其制造方法
WO2017110710A1 (ja) 2015-12-25 2017-06-29 東レ株式会社 樹脂組成物

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4204251A (en) * 1977-12-28 1980-05-20 Finn Brudevold Interconnection unit for multiple data processing systems
US4327408A (en) * 1979-04-17 1982-04-27 Data General Corporation Controller device with diagnostic capability for use in interfacing a central processing unit with a peripheral storage device
JPS567155A (en) * 1979-06-29 1981-01-24 Toshiba Corp System support device
US4534011A (en) * 1982-02-02 1985-08-06 International Business Machines Corporation Peripheral attachment interface for I/O controller having cycle steal and off-line modes
FR2531550B1 (fr) * 1982-08-06 1987-09-25 Ozil Maurice Dispositif de couplage universel pour la mise en communication d'ensembles de traitement d'informations et d'au moins une unite peripherique
US4620118A (en) * 1982-10-01 1986-10-28 At&T Bell Laboratories Dual port access circuit with automatic asynchronous contention resolving capability
US4720784A (en) * 1983-10-18 1988-01-19 Thiruvengadam Radhakrishnan Multicomputer network
JPH0831050B2 (ja) * 1986-04-28 1996-03-27 株式会社日立製作所 系切替方式
JPH0293970A (ja) * 1988-09-30 1990-04-04 Nec Corp マルチプロセサシステム
US5101490A (en) * 1989-01-10 1992-03-31 Bull Hn Information Systems Inc. Peripheral device controller with an EEPROM with microinstructions for a RAM control store
JP2545482B2 (ja) * 1990-03-15 1996-10-16 富士通株式会社 インタ―フェイス装置の転送パラメ―タ設定方法
JP2575557B2 (ja) * 1990-11-13 1997-01-29 インターナショナル・ビジネス・マシーンズ・コーポレイション スーパーコンピユータシステム
JPH04305758A (ja) * 1991-04-02 1992-10-28 Nec Corp 情報処理装置
JPH0522314A (ja) * 1991-07-17 1993-01-29 Mitsubishi Electric Corp データ伝送装置
JPH05120060A (ja) * 1991-10-24 1993-05-18 Nec Ibaraki Ltd 障害データ採取方式

Also Published As

Publication number Publication date
EP0631237B1 (de) 2000-02-23
US5574929A (en) 1996-11-12
DE69423058D1 (de) 2000-03-30
NL9301093A (nl) 1995-01-16
EP0631237A1 (de) 1994-12-28
ATE189931T1 (de) 2000-03-15
JPH0778122A (ja) 1995-03-20

Similar Documents

Publication Publication Date Title
DE69423058D1 (de) Prozessorschaltung mit einem ersten Prozessor, einem Speicher und einem peripheren Schaltkreis und System mit dieser Prozessorschaltung und einem zweiten Prozessor
FI963111A (fi) Tiedonvaihtojärjestelmä, joka käsittää kannettavia tietojenkäsittely-yksiköitä
DK0757336T3 (da) Data-Udvekslings-System omfattende bærbare databehandlingsenheder
DE3850097D1 (de) Rechnerverbinder für gruppen von datenverarbeitungseinrichtungen.
DE68917181T2 (de) Speicherkartensteckverbinder.
NO893276D0 (no) Fiberoptisk datakopler.
NO902207D0 (no) Modul-lagerkretskort for datamaskiner.
MY116492A (en) Information storage apparatus and information processing apparatus using the same
DE3689089T3 (de) Chipkartensystem.
AU579725B2 (en) Arrangement for expanding memory capacity
DE3786478D1 (de) Sperr- und uebertragungsschaltung fuer einen von mehreren ports gelesenen speicher.
AU3138589A (en) Discrete cosine transform
WO1988003679A3 (en) Data buffer/switch
ES2015623A6 (es) Dispositivo conector universal.
JPS6468874A (en) System control system
ATE87381T1 (de) Datenverarbeitungssystem, insbesondere zur privaten benutzung.
RU92006469A (ru) Система для распределенной обработки данных с общим устройством управления
ES2111486A1 (es) Transmision de datos entre un aparato de escritura-lectura y una tarjeta de chip sin bateria.
JPS5427743A (en) Information processing unit
JPS6468873A (en) System control system
KR910009612U (ko) 퍼스널 컴퓨터의 그래픽 카드의 데이타 전송회로
KR910005133A (ko) Plc의 입출력카드 선택방법
JPS6411495A (en) Time slot switching circuit
JPS6446166A (en) Memory controller for tree-dimensional pattern
TW374133B (en) Data structure processing method under WinCE operation environment

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee