MX158688A - Mejoras en sistema de control de microcomputadoras para procesadores perifericos - Google Patents

Mejoras en sistema de control de microcomputadoras para procesadores perifericos

Info

Publication number
MX158688A
MX158688A MX204528A MX20452885A MX158688A MX 158688 A MX158688 A MX 158688A MX 204528 A MX204528 A MX 204528A MX 20452885 A MX20452885 A MX 20452885A MX 158688 A MX158688 A MX 158688A
Authority
MX
Mexico
Prior art keywords
control
dma
activated
data transfer
output
Prior art date
Application number
MX204528A
Other languages
English (en)
Spanish (es)
Inventor
Mark Edward Dean
Dennis Lee Moeller
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of MX158688A publication Critical patent/MX158688A/es

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G06F13/285—Halt processor DMA

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Hardware Redundancy (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
  • Selective Calling Equipment (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Microcomputers (AREA)
MX204528A 1984-03-19 1985-03-07 Mejoras en sistema de control de microcomputadoras para procesadores perifericos MX158688A (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/589,692 US4528626A (en) 1984-03-19 1984-03-19 Microcomputer system with bus control means for peripheral processing devices

Publications (1)

Publication Number Publication Date
MX158688A true MX158688A (es) 1989-02-27

Family

ID=24359085

Family Applications (1)

Application Number Title Priority Date Filing Date
MX204528A MX158688A (es) 1984-03-19 1985-03-07 Mejoras en sistema de control de microcomputadoras para procesadores perifericos

Country Status (14)

Country Link
US (1) US4528626A (de)
EP (1) EP0155443B1 (de)
JP (1) JPS60201464A (de)
KR (1) KR890003323B1 (de)
AT (1) ATE39581T1 (de)
BR (1) BR8500945A (de)
CA (1) CA1221173A (de)
DE (1) DE3567115D1 (de)
ES (1) ES8606692A1 (de)
GB (1) GB2156113B (de)
HK (1) HK42390A (de)
MX (1) MX158688A (de)
PH (1) PH24588A (de)
ZA (1) ZA85183B (de)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4594654A (en) * 1983-11-04 1986-06-10 Advanced Micro Devices, Inc. Circuit for controlling external bipolar buffers from an MOS peripheral device
JPS6191752A (ja) * 1984-10-11 1986-05-09 Nec Corp マイクロコンピユ−タ
US4918597A (en) * 1984-12-14 1990-04-17 Alcatel Usa Corp. Adaptive interface for transferring segmented message between device and microcomputer on line division multiplexed bus
US4794523A (en) * 1985-09-30 1988-12-27 Manolito Adan Cache memory architecture for microcomputer speed-up board
US4847750A (en) * 1986-02-13 1989-07-11 Intelligent Instrumentation, Inc. Peripheral DMA controller for data acquisition system
US4989113A (en) * 1987-03-13 1991-01-29 Texas Instruments Incorporated Data processing device having direct memory access with improved transfer control
US5099417A (en) * 1987-03-13 1992-03-24 Texas Instruments Incorporated Data processing device with improved direct memory access
US4901234A (en) * 1987-03-27 1990-02-13 International Business Machines Corporation Computer system having programmable DMA control
US4975832A (en) * 1987-06-25 1990-12-04 Teac Corporation Microcomputer system with dual DMA mode transmissions
US5113339A (en) * 1987-10-20 1992-05-12 Sharp Kabushiki Kaisha Data processor for detecting identical data simultaneously coexisting in a plurality of data sections of data transmission paths
US4930069A (en) * 1987-11-18 1990-05-29 International Business Machines Corporation Mechanism and method for transferring data between bus units having varying master and slave DMA capabilities
US5003463A (en) * 1988-06-30 1991-03-26 Wang Laboratories, Inc. Interface controller with first and second buffer storage area for receiving and transmitting data between I/O bus and high speed system bus
US5261057A (en) * 1988-06-30 1993-11-09 Wang Laboratories, Inc. I/O bus to system interface
US4987529A (en) * 1988-08-11 1991-01-22 Ast Research, Inc. Shared memory bus system for arbitrating access control among contending memory refresh circuits, peripheral controllers, and bus masters
JPH03122745A (ja) * 1989-10-05 1991-05-24 Mitsubishi Electric Corp Ｄｍａ制御方式
US5191657A (en) * 1989-11-09 1993-03-02 Ast Research, Inc. Microcomputer architecture utilizing an asynchronous bus between microprocessor and industry standard synchronous bus
EP0510241A3 (en) * 1991-04-22 1993-01-13 Acer Incorporated Upgradeable/downgradeable computer
US5761479A (en) * 1991-04-22 1998-06-02 Acer Incorporated Upgradeable/downgradeable central processing unit chip computer systems
EP0542087A3 (de) * 1991-11-10 1997-12-29 Hewlett-Packard Company Verfahren und Vorrichtung für effiziente serielle Übertragung von Quittlungssignalen in einem digitalen Bus
US5577214A (en) * 1992-05-18 1996-11-19 Opti, Inc. Programmable hold delay
AU4802093A (en) * 1992-08-10 1994-03-03 Advanced Logic Research, Inc. Computer interface for concurrently performing plural seeks on plural disk drives
US5619729A (en) * 1993-12-02 1997-04-08 Intel Corporation Power management of DMA slaves with DMA traps
US5978866A (en) * 1997-03-10 1999-11-02 Integrated Technology Express, Inc. Distributed pre-fetch buffer for multiple DMA channel device
JP3581601B2 (ja) * 1998-12-18 2004-10-27 松下電器産業株式会社 データ転送装置、データ転送システムおよび記録媒体
US7036064B1 (en) * 2000-11-13 2006-04-25 Omar Kebichi Synchronization point across different memory BIST controllers

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1485758A (en) * 1973-09-16 1977-09-14 Hawker Siddeley Dynamics Ltd Computer systems
US4047158A (en) * 1974-12-13 1977-09-06 Pertec Corporation Peripheral processing system
US4112490A (en) * 1976-11-24 1978-09-05 Intel Corporation Data transfer control apparatus and method
US4180855A (en) * 1978-04-07 1979-12-25 Gte Automatic Electric Laboratories Incorporated Direct memory access expander unit for use with a microprocessor
DE2824557C2 (de) * 1978-06-05 1983-01-20 Siemens AG, 1000 Berlin und 8000 München Anordnung in Mikroprozessoren für den Aufbau von Multiprozessor-Systemen
EP0057756B1 (de) * 1981-02-11 1985-02-20 Siemens Aktiengesellschaft Anordnung zum Datenaustausch in parallel arbeitenden Multi-Mikrorechnersystemen

Also Published As

Publication number Publication date
CA1221173A (en) 1987-04-28
EP0155443B1 (de) 1988-12-28
PH24588A (en) 1990-08-17
JPH0228181B2 (de) 1990-06-21
JPS60201464A (ja) 1985-10-11
EP0155443A1 (de) 1985-09-25
GB8432313D0 (en) 1985-01-30
ES8606692A1 (es) 1986-04-01
DE3567115D1 (en) 1989-02-02
US4528626A (en) 1985-07-09
KR850007129A (ko) 1985-10-30
ES540493A0 (es) 1986-04-01
ZA85183B (en) 1985-11-27
GB2156113B (en) 1987-03-25
KR890003323B1 (ko) 1989-09-16
HK42390A (en) 1990-06-08
GB2156113A (en) 1985-10-02
BR8500945A (pt) 1985-10-22
ATE39581T1 (de) 1989-01-15

Similar Documents

Publication Publication Date Title
MX158688A (es) Mejoras en sistema de control de microcomputadoras para procesadores perifericos
SE8502345D0 (sv) Dataenhet
SE8206640D0 (sv) Multibehandlande brytanordning
ES481514A1 (es) Un aparato controlador de entrada-salida para transferir da-tos entre un ordenador central y una o mas unidades de en- trada-salida.
AU585076B2 (en) Interrupt handling in a multiprocessor computing system
KR930002958A (ko) 프로세서간 통신을 위한 메모리 공유 장치
DE3277424D1 (en) Coupler for processors
JPS6428735A (en) Interruption control system
JPS57143629A (en) Input and output control system
JPS5783864A (en) Multiprocessor system
JPS57150017A (en) Direct memory access system
JPS5798029A (en) Bus priority processing
JPS54124938A (en) Memory access control system
JPS61269545A (ja) 計算機システム
JPS57114925A (en) Hold control system
JPS5714931A (en) Interruption controlling system
EP0278263A3 (de) Mehrfachbus-Direktspeicherzugriffssteuerungsgerät
JPS57111725A (en) Data transmission control system
JPS57211661A (en) Data transfer system for multiprocessor device
SE9103450L (sv) Anordning foer oeverfoering av data mellan datasaendande och datamottagande enheter anslutna till en gemensam databuss.
JPS56118152A (en) Control system for retrial
JPS5724085A (en) Information process system
DE3866797D1 (de) Ein-/ausgabeleitungssystem fuer datenverarbeitungsanlagen mit mehreren daran angeschlossenen ein-/ausgabeeinheiten.
JPS5687151A (en) Test and set system
JPS56149659A (en) Multiprocessor system