SE9103450L - Anordning foer oeverfoering av data mellan datasaendande och datamottagande enheter anslutna till en gemensam databuss. - Google Patents

Anordning foer oeverfoering av data mellan datasaendande och datamottagande enheter anslutna till en gemensam databuss.

Info

Publication number
SE9103450L
SE9103450L SE9103450A SE9103450A SE9103450L SE 9103450 L SE9103450 L SE 9103450L SE 9103450 A SE9103450 A SE 9103450A SE 9103450 A SE9103450 A SE 9103450A SE 9103450 L SE9103450 L SE 9103450L
Authority
SE
Sweden
Prior art keywords
data
transfer
transmitting
receiving
unit
Prior art date
Application number
SE9103450A
Other languages
Unknown language ( )
English (en)
Other versions
SE9103450D0 (sv
SE468570B (sv
Inventor
T Sjoequist
Original Assignee
Icl Data Ab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Icl Data Ab filed Critical Icl Data Ab
Priority to SE9103450A priority Critical patent/SE468570B/sv
Publication of SE9103450D0 publication Critical patent/SE9103450D0/sv
Priority to DE69225883T priority patent/DE69225883T2/de
Priority to EP92924081A priority patent/EP0568678B1/en
Priority to PCT/SE1992/000783 priority patent/WO1993010499A1/en
Publication of SE9103450L publication Critical patent/SE9103450L/sv
Publication of SE468570B publication Critical patent/SE468570B/sv
Priority to FI933288A priority patent/FI103078B/sv

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
SE9103450A 1991-11-21 1991-11-21 Anordning foer oeverfoering av data mellan datasaendande och datamottagande enheter anslutna till en gemensam databuss. SE468570B (sv)

Priority Applications (5)

Application Number Priority Date Filing Date Title
SE9103450A SE468570B (sv) 1991-11-21 1991-11-21 Anordning foer oeverfoering av data mellan datasaendande och datamottagande enheter anslutna till en gemensam databuss.
DE69225883T DE69225883T2 (de) 1991-11-21 1992-11-13 Datenübertragungsvorrichtung
EP92924081A EP0568678B1 (en) 1991-11-21 1992-11-13 Device for transmission of data
PCT/SE1992/000783 WO1993010499A1 (en) 1991-11-21 1992-11-13 Device for transmission of data
FI933288A FI103078B (sv) 1991-11-21 1993-07-21 Anordning för överföring av data mellan datasändande och datamottagand e enheter anslutna till en gemensam databuss

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE9103450A SE468570B (sv) 1991-11-21 1991-11-21 Anordning foer oeverfoering av data mellan datasaendande och datamottagande enheter anslutna till en gemensam databuss.

Publications (3)

Publication Number Publication Date
SE9103450D0 SE9103450D0 (sv) 1991-11-21
SE9103450L true SE9103450L (sv) 1993-02-08
SE468570B SE468570B (sv) 1993-02-08

Family

ID=20384396

Family Applications (1)

Application Number Title Priority Date Filing Date
SE9103450A SE468570B (sv) 1991-11-21 1991-11-21 Anordning foer oeverfoering av data mellan datasaendande och datamottagande enheter anslutna till en gemensam databuss.

Country Status (5)

Country Link
EP (1) EP0568678B1 (sv)
DE (1) DE69225883T2 (sv)
FI (1) FI103078B (sv)
SE (1) SE468570B (sv)
WO (1) WO1993010499A1 (sv)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100708096B1 (ko) 2000-07-21 2007-04-16 삼성전자주식회사 버스 시스템 및 그 실행 순서 조정방법

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4782439A (en) * 1987-02-17 1988-11-01 Intel Corporation Direct memory access system for microcontroller
JPH0233645A (ja) * 1988-07-22 1990-02-02 Mitsubishi Electric Corp コンピュータ
JPH02226454A (ja) * 1989-01-13 1990-09-10 Internatl Business Mach Corp <Ibm> コンピユータ・システムおよびそのデータ転送方法
JPH077955B2 (ja) * 1989-05-13 1995-01-30 株式会社東芝 データ通信制御装置

Also Published As

Publication number Publication date
FI103078B1 (sv) 1999-04-15
EP0568678B1 (en) 1998-06-10
FI103078B (sv) 1999-04-15
FI933288A0 (fi) 1993-07-21
DE69225883D1 (de) 1998-07-16
FI933288A (fi) 1993-07-21
SE9103450D0 (sv) 1991-11-21
WO1993010499A1 (en) 1993-05-27
EP0568678A1 (en) 1993-11-10
DE69225883T2 (de) 1998-10-08
SE468570B (sv) 1993-02-08

Similar Documents

Publication Publication Date Title
HK1019250A1 (en) Microprocessor architecture capable of supporting multiple heterogenous processors
DE3786080D1 (de) Speicherzugriffssteuerungsvorrichtung in einem gemischtdatenformatsystem.
EP0095363A3 (en) Direct memory access data transfer system for use with plural processors
CA2050129A1 (en) Dynamic bus arbitration with grant sharing each cycle
KR920704222A (ko) 고속, 플렉시블 소오스/종착 데이타 버스트 직접 메모리 억세스 제어기
EP0374074A3 (en) Computer system having efficient data transfer operations
ATE357697T1 (de) Datenübertragungssystem und verfahren
EP0321156A3 (en) Data transfer controller
DE69317481D1 (de) Ein-/Ausgabesteuerungssystem und Verfahren
SE8502345L (sv) Dataenhet
DE3567115D1 (en) Microocomputer data processing systems permitting bus control by peripheral processing devices
CA1272807C (en) PERIPHERAL BUS
KR900013402A (ko) 가상메모리 데이타 전송능력을 가진 고속도 버스
DE68928040D1 (de) Pufferspeichersubsystem für Peripheriesteuerungen und Verfahren
EP0382358A3 (en) Full address and odd boundary direct memory access controller
EP0275157A3 (en) Direct memory access controlled system
CA2060820A1 (en) Direct memory access for data transfer within an i/o device
SE9103450L (sv) Anordning foer oeverfoering av data mellan datasaendande och datamottagande enheter anslutna till en gemensam databuss.
DE3277424D1 (en) Coupler for processors
MY111292A (en) Data bus.
DE69518465T2 (de) Verarbeitungseinheit mit Erkennung eines Byteausrichtungsmechanismuses im Speicherkontrollmechanismus
EP0382342A3 (en) Computer system dma transfer
SE9203016D0 (sv) Signalbehandlingssystem med delat dataminne
JPS5644925A (en) Control system of data processing system
JP2982301B2 (ja) コンピュータ装置

Legal Events

Date Code Title Description
NAL Patent in force

Ref document number: 9103450-4

Format of ref document f/p: F

NUG Patent has lapsed