Classifications

• • G—PHYSICS
  • G06—COMPUTING; CALCULATING OR COUNTING
  • G06F—ELECTRIC DIGITAL DATA PROCESSING
  • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
  • G06F13/14—Handling requests for interconnection or transfer
  • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
  • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Definitions

• the present invention relates to an arrangement for the transfer of data between data-transmitting and data- receiving units connected to a common data bus, in conjunction with which the arrangement comprises a directly addressable memory and a unit for direct memory access (DMA) so arranged as to control the transfer of data between the aforementioned data-transmitting and data- receiving units.
• DMA direct memory access
• the control card which executes data transfers at high speed between a connected in-out (I/O) unit and a system bus often contains a small data buffer for the intermediate storage of data prior to transfer. The reason for this is to avoid the slow I/O unit taking up a large part of the available band width on the system bus.
• a common solution involves connecting a buffer memory, a First-In-First-Out (FIFO) memory, between the I/O unit and the system bus, by so doing eliminating delays in the transfer of data without occupying more of the band width than is necessary.
• FIFO First-In-First-Out
• This copy of the transferred data is used mainly as a cache, where frequently used and/or the most recently used data are directly accessible in the control card's own memory.
• the object of the invention is to make available an arrangement by means of which the data in transfers between an I/O unit connected to a control card and a system bus, to which the aforementioned control card is connected, are stored in a local memory for the control card (a so-called cache) at the same time as the aforementioned data transfer takes place.
• a control unit is connected to the aforementioned data-transmitting, data- receiving and DMA units and is so arranged, in conjunction with the transfer of data from a data-transmitting unit to a data-receiving unit, as to cause the data transfer also to include the simultaneous transfer of data to the directly addressable memory.
• the invention represents a further development of existing technology in the area of DMA (see US Patent 3,812,465, Christiansen) and ordinary integrated control units for multi-channel DMA.
• These control units for DMA are designed to control the transfer of data between an I/O unit and a locally connected memory.
• the aforementioned arrangement modifies and complements the function of the control unit for DMA in such a way that the object of the invention is satisfied.
• the simultaneous transfer of data between an I/O unit and a system bus and the updating of a local memory for the control card are achieved by utilizing a separate DMA channel, the DREQ signal of which is activated when both the DREQ signal from the control unit for the connected I/O unit and the DREQ signal from the control unit for the system bus are activated simultaneously.
• the control unit for the DMA indicates that a data transfer can start by activating the DACK signal belonging to the channel via which data transfer takes place, both the DACK signal for the control unit of the I/O unit and the DACK signal for the system bus control unit are activated, and data are transferred between the I/O unit and the system bus.
• Simultaneous updating of the local memory of the control card is achieved through the normal write-to-memory cycle in the control unit for DMA.
• the designation 1 is used in the drawing for an I/O unit, and 2 for an associated control unit.
• the I/O unit l is a secondary memory unit in the example shown here, although all I/O units which transfer data are possible.
• the control unit 2 is so arranged as to handle the transfer of data between the special interface of the I/O unit 1 and a general interface intended for connection to a bus 14, where direct memory access (DMA) is used for data transfer.
• DMA direct memory access
• the expression interface is used here to denote both the circuit solutions and the rules (protocols) required for data transfer.
• the I/O unit 1 is connected in the example illustrated in the drawing to the control unit 2 with the previously disclosed SCSI interface, although the use of other interfaces is possible.
• the designation 3 is used for a control unit for a system bus 13, and 4 for a directly addressable memory.
• the control unit 3 is so arranged as to handle the transfer of data between the system bus 13 and the local bus 14, where DMA can be used for the transfer of data.
• the control unit 3 includes a First-In-First-Out (FIFO) memory 3' for the equalization of the transfer rates between the system bus 13 and the local bus 14.
• FIFO First-In-First-Out
• the interface used for the system bus 13 is of the EISA (Extended Industry System Architecture) type, although control units for buses with other interfaces can be used.
• the memory 4 is connected via the bus 14 and is used here as a cache, although other applications are also possible.
• a control unit for multi-channel DMA is designated in the drawing as 5, and 6 is used to designate a control unit so arranged as to permit the transfer of data between the control unit 2 and the control unit 3.
• the embodiment illustrated in the drawing makes use of three channels, each of which has a DREQ n signal, namely on lines 7, 9 and
• the control unit 5 uses write and read signals, WR and RD, intended for the local memory 4.
• the transfer of data between the control unit 2 of the I/O unit 1 -and the control unit 3 of the system bus 13 is achieved by activating the DREQj signal 11 connected to the DMA control unit 5 only when the DREQ. and DREQi. signals are active at the same time.
• the two DACK signals, DACK 0 and DACK 2 are activated in the same way when the DMA control unit 5 activates the DACK 2 signal.
• the possibility of transferring data between two DMA units, each of which is capable of transferring data only to and from a single memory, is thus achieved by using the DMA control unit 5 for bus arbitration and causing the control unit 6 to synchronize the DREQ signals from the two control units 2 and 3 in such a way that the transfer of data only takes place when both units are ready.
• a dedicated DMA channel is used for this purpose.
• the control unit 6 will terminate the transfer of data in those cases in which a local memory is not involved.
• the invention also includes other applications with a DMA control unit and DMA slaves used in conjunction with a control unit for a system bus. These then have the effect of changing the control in such a way that transfer takes place directly or indirectly between the slaves. The DMA control unit and the slaves involved are thus "tricked" into believing that normal DMA transfer is taking place.
• control unit 6 may be constructed in many different ways within the scope of the invention in order to operate in the manner described.

Priority Applications (3)

Applications Claiming Priority (2)

Publications (1)

Family

ID=20384396

Family Applications (1)

Country Status (5)

Cited By (1)

Citations (4)

• 1991
  • 1991-11-21 SE SE9103450A patent/SE468570B/sv not_active IP Right Cessation
• 1992
  • 1992-11-13 DE DE69225883T patent/DE69225883T2/de not_active Expired - Fee Related
  • 1992-11-13 WO PCT/SE1992/000783 patent/WO1993010499A1/en active IP Right Grant
  • 1992-11-13 EP EP92924081A patent/EP0568678B1/en not_active Expired - Lifetime
• 1993
  • 1993-07-21 FI FI933288A patent/FI103078B/sv active

Patent Citations (4)

Also Published As

Similar Documents

Legal Events