BR8500945A - Arranjo de microcomputador com meio de controle de cabo para dispositivos perifericos de processamento - Google Patents

Arranjo de microcomputador com meio de controle de cabo para dispositivos perifericos de processamento

Info

Publication number
BR8500945A
BR8500945A BR8500945A BR8500945A BR8500945A BR 8500945 A BR8500945 A BR 8500945A BR 8500945 A BR8500945 A BR 8500945A BR 8500945 A BR8500945 A BR 8500945A BR 8500945 A BR8500945 A BR 8500945A
Authority
BR
Brazil
Prior art keywords
control
dma
peripheral processing
activated
data transfer
Prior art date
Application number
BR8500945A
Other languages
English (en)
Inventor
Mark Edward Dean
Dennis Lee Moeller
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of BR8500945A publication Critical patent/BR8500945A/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G06F13/285—Halt processor DMA

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Hardware Redundancy (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
  • Selective Calling Equipment (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Microcomputers (AREA)
BR8500945A 1984-03-19 1985-03-04 Arranjo de microcomputador com meio de controle de cabo para dispositivos perifericos de processamento BR8500945A (pt)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/589,692 US4528626A (en) 1984-03-19 1984-03-19 Microcomputer system with bus control means for peripheral processing devices

Publications (1)

Publication Number Publication Date
BR8500945A true BR8500945A (pt) 1985-10-22

Family

ID=24359085

Family Applications (1)

Application Number Title Priority Date Filing Date
BR8500945A BR8500945A (pt) 1984-03-19 1985-03-04 Arranjo de microcomputador com meio de controle de cabo para dispositivos perifericos de processamento

Country Status (14)

Country Link
US (1) US4528626A (pt)
EP (1) EP0155443B1 (pt)
JP (1) JPS60201464A (pt)
KR (1) KR890003323B1 (pt)
AT (1) ATE39581T1 (pt)
BR (1) BR8500945A (pt)
CA (1) CA1221173A (pt)
DE (1) DE3567115D1 (pt)
ES (1) ES8606692A1 (pt)
GB (1) GB2156113B (pt)
HK (1) HK42390A (pt)
MX (1) MX158688A (pt)
PH (1) PH24588A (pt)
ZA (1) ZA85183B (pt)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4594654A (en) * 1983-11-04 1986-06-10 Advanced Micro Devices, Inc. Circuit for controlling external bipolar buffers from an MOS peripheral device
JPS6191752A (ja) * 1984-10-11 1986-05-09 Nec Corp マイクロコンピユ−タ
US4918597A (en) * 1984-12-14 1990-04-17 Alcatel Usa Corp. Adaptive interface for transferring segmented message between device and microcomputer on line division multiplexed bus
US4794523A (en) * 1985-09-30 1988-12-27 Manolito Adan Cache memory architecture for microcomputer speed-up board
US4847750A (en) * 1986-02-13 1989-07-11 Intelligent Instrumentation, Inc. Peripheral DMA controller for data acquisition system
US4989113A (en) * 1987-03-13 1991-01-29 Texas Instruments Incorporated Data processing device having direct memory access with improved transfer control
US5099417A (en) * 1987-03-13 1992-03-24 Texas Instruments Incorporated Data processing device with improved direct memory access
US4901234A (en) * 1987-03-27 1990-02-13 International Business Machines Corporation Computer system having programmable DMA control
US4975832A (en) * 1987-06-25 1990-12-04 Teac Corporation Microcomputer system with dual DMA mode transmissions
US5113339A (en) * 1987-10-20 1992-05-12 Sharp Kabushiki Kaisha Data processor for detecting identical data simultaneously coexisting in a plurality of data sections of data transmission paths
US4930069A (en) * 1987-11-18 1990-05-29 International Business Machines Corporation Mechanism and method for transferring data between bus units having varying master and slave DMA capabilities
US5261057A (en) * 1988-06-30 1993-11-09 Wang Laboratories, Inc. I/O bus to system interface
US5003463A (en) * 1988-06-30 1991-03-26 Wang Laboratories, Inc. Interface controller with first and second buffer storage area for receiving and transmitting data between I/O bus and high speed system bus
US4987529A (en) * 1988-08-11 1991-01-22 Ast Research, Inc. Shared memory bus system for arbitrating access control among contending memory refresh circuits, peripheral controllers, and bus masters
JPH03122745A (ja) * 1989-10-05 1991-05-24 Mitsubishi Electric Corp Ｄｍａ制御方式
US5191657A (en) * 1989-11-09 1993-03-02 Ast Research, Inc. Microcomputer architecture utilizing an asynchronous bus between microprocessor and industry standard synchronous bus
EP0510241A3 (en) * 1991-04-22 1993-01-13 Acer Incorporated Upgradeable/downgradeable computer
US5761479A (en) * 1991-04-22 1998-06-02 Acer Incorporated Upgradeable/downgradeable central processing unit chip computer systems
EP0542087A3 (en) * 1991-11-10 1997-12-29 Hewlett-Packard Company Method and apparatus for efficient serialized transmission of handshake signal on a digital bus
US5577214A (en) * 1992-05-18 1996-11-19 Opti, Inc. Programmable hold delay
WO1994003857A1 (en) * 1992-08-10 1994-02-17 Advanced Logic Research, Inc. Computer interface for concurrently performing plural seeks on plural disk drives
US5619729A (en) * 1993-12-02 1997-04-08 Intel Corporation Power management of DMA slaves with DMA traps
US5978866A (en) * 1997-03-10 1999-11-02 Integrated Technology Express, Inc. Distributed pre-fetch buffer for multiple DMA channel device
JP3581601B2 (ja) * 1998-12-18 2004-10-27 松下電器産業株式会社 データ転送装置、データ転送システムおよび記録媒体
US7036064B1 (en) * 2000-11-13 2006-04-25 Omar Kebichi Synchronization point across different memory BIST controllers

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1485758A (en) * 1973-09-16 1977-09-14 Hawker Siddeley Dynamics Ltd Computer systems
US4047158A (en) * 1974-12-13 1977-09-06 Pertec Corporation Peripheral processing system
US4112490A (en) * 1976-11-24 1978-09-05 Intel Corporation Data transfer control apparatus and method
US4180855A (en) * 1978-04-07 1979-12-25 Gte Automatic Electric Laboratories Incorporated Direct memory access expander unit for use with a microprocessor
DE2824557C2 (de) * 1978-06-05 1983-01-20 Siemens AG, 1000 Berlin und 8000 München Anordnung in Mikroprozessoren für den Aufbau von Multiprozessor-Systemen
EP0057756B1 (de) * 1981-02-11 1985-02-20 Siemens Aktiengesellschaft Anordnung zum Datenaustausch in parallel arbeitenden Multi-Mikrorechnersystemen

Also Published As

Publication number Publication date
US4528626A (en) 1985-07-09
KR890003323B1 (ko) 1989-09-16
JPH0228181B2 (pt) 1990-06-21
KR850007129A (ko) 1985-10-30
MX158688A (es) 1989-02-27
EP0155443A1 (en) 1985-09-25
DE3567115D1 (en) 1989-02-02
PH24588A (en) 1990-08-17
ZA85183B (en) 1985-11-27
ES8606692A1 (es) 1986-04-01
CA1221173A (en) 1987-04-28
GB2156113A (en) 1985-10-02
EP0155443B1 (en) 1988-12-28
JPS60201464A (ja) 1985-10-11
ATE39581T1 (de) 1989-01-15
GB8432313D0 (en) 1985-01-30
HK42390A (en) 1990-06-08
GB2156113B (en) 1987-03-25
ES540493A0 (es) 1986-04-01

Similar Documents

Publication Publication Date Title
BR8500945A (pt) Arranjo de microcomputador com meio de controle de cabo para dispositivos perifericos de processamento
ES8303745A1 (es) Un dispositivo de unidad de datos para conexion a un equipo de interconexion de sistema en una instalacion de tratamien-miento de datos.
EP0321156A3 (en) Data transfer controller
ATE105430T1 (de) Interface fuer ein rechnersystem mit reduziertem befehlssatz.
AU585076B2 (en) Interrupt handling in a multiprocessor computing system
EP0917063A3 (en) Data processing system and microprocessor
SE8206640L (sv) Multibehandlande brytanordning
EP0309330A3 (en) Access priority control system for main storage for computer
DE3277424D1 (en) Coupler for processors
ATE188788T1 (de) Eingabe-ausgabe-steuerung, die eingabe/ausgabe- fenster mit adressbereichen aufweist und die fähigkeit zum vorherigen lesen und späteren schreiben besitzt
JPS57150017A (en) Direct memory access system
JPS57109022A (en) Control system for common signal bus
JPS5552130A (en) Information processing unit
JPS5714931A (en) Interruption controlling system
EP0330110A3 (en) Direct memory access controller
JPS61269545A (ja) 計算機システム
JPS54124938A (en) Memory access control system
SE9103450L (sv) Anordning foer oeverfoering av data mellan datasaendande och datamottagande enheter anslutna till en gemensam databuss.
ES2138979T3 (es) Procedimiento y dispositivo para transmitir paquetes de datos.
JPS57111725A (en) Data transmission control system
JPS57211661A (en) Data transfer system for multiprocessor device
DE3866797D1 (de) Ein-/ausgabeleitungssystem fuer datenverarbeitungsanlagen mit mehreren daran angeschlossenen ein-/ausgabeeinheiten.
JPS56118152A (en) Control system for retrial
JPS5798029A (en) Bus priority processing
JPS5750039A (en) Computer system

Legal Events

Date Code Title Description
RI Request pending
RL Court decision published

Free format text: INPI-52400.003792/99 TRIBUNAL REGIONAL FEDERAL DA 2A REGIAO)AGRAVO DE INSTRUMENTO NO 2000.02.01.019639-7/RJ AGRAVANTE: INTERNATIONAL BUSINESS MACHINES CORPORATION AGRAVADO: INSTITUTO NACIONAL DA PROPRIEDADE INDUSTRIAL - INPI DECISAO: PELO EXPOSTO, DEFIRO O EFEITO SUSPENSIVO ATIVO REQUERIDO, PARA DETERMINAR QUE O INPI INFORME ATRAVES DO SEU ORGAO OFICIAL QUE AS PATENTES RELACIONADAS AS FLS. 07 DESTES AUTOS (PI8403987; PI8404042; PI8406635; PI8500629; PI8500945; PI8503206) ESTAO SUB JUDICE, NO QUE DIZ RESPEITO AOS SEUS PRAZOS DE VALIDAD

B21A Patent or certificate of addition expired [chapter 21.1 patent gazette]

Free format text: PATENTE EXTINTA EM 04/03/2005