JPS57143629A - Input and output control system - Google Patents
Input and output control systemInfo
- Publication number
- JPS57143629A JPS57143629A JP2880881A JP2880881A JPS57143629A JP S57143629 A JPS57143629 A JP S57143629A JP 2880881 A JP2880881 A JP 2880881A JP 2880881 A JP2880881 A JP 2880881A JP S57143629 A JPS57143629 A JP S57143629A
- Authority
- JP
- Japan
- Prior art keywords
- input
- mupc8
- contents
- output
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
Abstract
PURPOSE:To improve processing performance and to reduce cost by transferring the contents of registers stored with instructions and data to a memory under DMA control, and permitting a microprocessor to retrieve the contents of the memory at a higher speed than that of input and output operation. CONSTITUTION:With regard to input and output instructions and data from a processor 1, a decoding circuit 14 confirms that they are for an input and output control mechanism 6, and an instruction transfer discriminating circuit 15 judges that the input and output instructions are to be transferred, so that they are stored in an instruction register 9 and a data register 10 respectively. Once signals from the circuits 14 and 15 are received by a DMA control circuit 16, a DMA request is sent to a microprocessor muPC8. The muPC8 informs the circuit 16 of DMA acceptance during the idle state of a microprogram being executed. The circuit 16 writes the contents of the registers 9 and 10 in a prescribed area of the memory 11. A timer 19 interrupts the muPC8 at constant intervals of time faster than the operation of an input and output equipment 12, and the muPC8 retrieves the contents of the storage area of the memory 11 to detect the instructions and data, thereby controlling the equipment 12.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2880881A JPS57143629A (en) | 1981-02-28 | 1981-02-28 | Input and output control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2880881A JPS57143629A (en) | 1981-02-28 | 1981-02-28 | Input and output control system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57143629A true JPS57143629A (en) | 1982-09-04 |
Family
ID=12258712
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2880881A Pending JPS57143629A (en) | 1981-02-28 | 1981-02-28 | Input and output control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57143629A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4538224A (en) * | 1982-09-30 | 1985-08-27 | At&T Bell Laboratories | Direct memory access peripheral unit controller |
FR2574960A1 (en) * | 1984-12-19 | 1986-06-20 | Gradient | Module for data exchange between processors linked to this module by a global bus and a peripheral unit linked to this module |
JPS62216061A (en) * | 1985-11-15 | 1987-09-22 | デ−タ−・ゼネラル・コ−ポレ−シヨン | Data processing system |
-
1981
- 1981-02-28 JP JP2880881A patent/JPS57143629A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4538224A (en) * | 1982-09-30 | 1985-08-27 | At&T Bell Laboratories | Direct memory access peripheral unit controller |
FR2574960A1 (en) * | 1984-12-19 | 1986-06-20 | Gradient | Module for data exchange between processors linked to this module by a global bus and a peripheral unit linked to this module |
JPS62216061A (en) * | 1985-11-15 | 1987-09-22 | デ−タ−・ゼネラル・コ−ポレ−シヨン | Data processing system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES481514A1 (en) | Input/output data controller in a data processing system. | |
MX158688A (en) | IMPROVEMENTS IN MICROCOMPUTER CONTROL SYSTEM FOR PERIPHERAL PROCESSORS | |
JPS6191752A (en) | Microcomputer | |
GB1373828A (en) | Data processing systems | |
JPS55153024A (en) | Bus control system | |
JPS57143629A (en) | Input and output control system | |
JPS57166626A (en) | Data transfer system | |
JPS55154653A (en) | Interruption distributing system to multiprocessor | |
JPS57176465A (en) | Main storage control system | |
JPS5717058A (en) | Control system of microprogram | |
JPS6429946A (en) | Data processor | |
JPS5672753A (en) | Selective processor for occupation of common bus line | |
JPS5338236A (en) | Multi-computer system | |
JPS5654509A (en) | Sequence controller | |
JPS5587220A (en) | Interface controller | |
JPS5727322A (en) | Input and output controlling system of computer | |
JPS5679357A (en) | Control unit having hierarchical processor and memory | |
JPS5734263A (en) | Simple multiprocessor system | |
JPS54151331A (en) | Data processor | |
JPS648470A (en) | Input/output controller | |
EP0278263A3 (en) | Multiple bus dma controller | |
JPS6473458A (en) | System for controlling access of vector data | |
JPS5487140A (en) | Data transfer control system | |
JPS5783864A (en) | Multiprocessor system | |
JPS5569834A (en) | Data transfer controller |