JPS648470A - Input/output controller - Google Patents
Input/output controllerInfo
- Publication number
- JPS648470A JPS648470A JP16466987A JP16466987A JPS648470A JP S648470 A JPS648470 A JP S648470A JP 16466987 A JP16466987 A JP 16466987A JP 16466987 A JP16466987 A JP 16466987A JP S648470 A JPS648470 A JP S648470A
- Authority
- JP
- Japan
- Prior art keywords
- data
- transfer line
- width
- data transfer
- fixed volume
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Bus Control (AREA)
Abstract
PURPOSE:To prevent the performance of a common data transfer line from being dropped by setting up the data width of an internal data transfer line of an I/O control device to the same width of the common data transfer line of a system in case of transferring data from the I/O device to a main storage device, and transferring each fixed volume of data. CONSTITUTION:The data width of the common data transfer line 3 of the system is set up to the same data width of the internal data transfer line 6 of the I/O control device 4. Data inputted by input processing from an I/O device through an I/O device control circuit 10 are stored in a read/write memory 9 under control based upon a DMA transfer control circuit 11. When the data reach a fixed volume, a transfer address detecting circuit 12 informs the state the a microprocessor 7. The processor 7 transfers each fixed volume of data to the main storage device 2 without stopping data transfer between the control circuit 10 and the memory 9. The control device 4 having said constitution makes it possible to transfer data from the I/O device 5 without reducing the performance of the transfer line 3.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16466987A JPS648470A (en) | 1987-06-30 | 1987-06-30 | Input/output controller |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16466987A JPS648470A (en) | 1987-06-30 | 1987-06-30 | Input/output controller |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS648470A true JPS648470A (en) | 1989-01-12 |
Family
ID=15797577
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16466987A Pending JPS648470A (en) | 1987-06-30 | 1987-06-30 | Input/output controller |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS648470A (en) |
-
1987
- 1987-06-30 JP JP16466987A patent/JPS648470A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6419438A (en) | Hot stand-by memory copy system | |
JPS57117027A (en) | Signal sending and receiving circuit | |
CA2060820A1 (en) | Direct memory access for data transfer within an i/o device | |
JPS648470A (en) | Input/output controller | |
JPS57166626A (en) | Data transfer system | |
JPS55154623A (en) | Input and output control system | |
JPS6429946A (en) | Data processor | |
JPS56153437A (en) | Storage device of received data for coupling of electronic computer | |
JPS57143629A (en) | Input and output control system | |
JPS6476343A (en) | Cache memory control system | |
JPS5622124A (en) | Data transfer system | |
JPS5713533A (en) | Information processing system | |
JPS55105884A (en) | Address conversion device | |
JPS5665257A (en) | Data transfer system between external memory devices | |
JPS5792476A (en) | Cash memory controller | |
JPS6491264A (en) | Data transfer controller | |
JPS6486262A (en) | Data transferring device | |
JPS57182861A (en) | Load supplying device | |
JPS6478324A (en) | Storage device | |
JPS5712469A (en) | Buffer memory control system | |
JPS6454563A (en) | Input/output controller | |
JPS5667430A (en) | Dma control device | |
JPS5750039A (en) | Computer system | |
JPS57117054A (en) | Data transfer controller of memory | |
JPS5687149A (en) | Memory access control system |