KR970053779A - 비엘피 패키지 - Google Patents

비엘피 패키지 Download PDF

Info

Publication number
KR970053779A
KR970053779A KR1019950068662A KR19950068662A KR970053779A KR 970053779 A KR970053779 A KR 970053779A KR 1019950068662 A KR1019950068662 A KR 1019950068662A KR 19950068662 A KR19950068662 A KR 19950068662A KR 970053779 A KR970053779 A KR 970053779A
Authority
KR
South Korea
Prior art keywords
lead
package
paddle
semiconductor chip
lead frame
Prior art date
Application number
KR1019950068662A
Other languages
English (en)
Other versions
KR0179808B1 (ko
Inventor
유중하
Original Assignee
문정환
Lg 반도체 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 문정환, Lg 반도체 주식회사 filed Critical 문정환
Priority to KR1019950068662A priority Critical patent/KR0179808B1/ko
Publication of KR970053779A publication Critical patent/KR970053779A/ko
Application granted granted Critical
Publication of KR0179808B1 publication Critical patent/KR0179808B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

본 발명은 비엘피 패키지에 관한 것으로, 종래의 비엘피 패키지가 제조작업의 작업성이 좋지 않고 열방출특성이 불량하며 제조원가가 많이 드는 문제점이 있어 이를 해결하기 위한 것이다. 이와 같은 본 발명은 리드프레임(13)의 패들(14)에 액체형 접착제(17)를 사용하여 반도체칩(12)을 부착하고, 상기 리드프레임(13)의 인너리드(16)와 상기 반도체칩(12)의 칩패드(12')를 와이어(18)로 연결하며, 상기 반도체칩(12)과 인너리드(16)를 일정 면적몰딩하여 패키지몸체(11)를 형성하여, 상기 리드프레임(13)의 바탐리드(15)와 패들(14)의 하면을 패키지몸체(11)의 하면으로 드러나도록 하여 납도금한다. 이와 같은 본 발명에 의하면 패키지의 열방출특성 및 제조작업의 작업성이 좋아지고 제조원가가 절감되는 이점이 있다.

Description

비엘피 패키지
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제3도는 본 발명에 의한 비엘피 패키지의 일실시례의 단면구조를 도시한 단면도.

Claims (4)

  1. 리드프레임의 패들에 액체형 접착제를 사용하여 반도체칩을 부착하고, 상기 리드프레임의 인너리드와 상기 반도체의 칩패드를 와이어로 연결하며, 상기 반도체칩과 인너리드를 일정면적몰딩하여 패키지몸체를 형성하여, 상기 리드프레임의 바탐리드와 패들의 하면을 패키지몸체의 하면으로 드러나도록 하여 납도금함을 특징으로 하는 비엘피 패키지.
  2. 제1항에 있어서, 상기 패들에는 다수개의 요입부를 구비하여 상기 리드프레임의 바탐리드가 위치되도록하여 상기 바탐리드를 통해 반도체칩에서 발생되는 열을 방출하도록 됨을 특징으로 하는 비엘피 패키지.
  3. 제1항에 있어서, 상기 패키지몸체의 하면으로 드러난 바탐리드에만 납도금함을 특징으로 하는 비엘피 패키지.
  4. 제1항 내지 제3항중 어느 한 항에 있어서, 상기 패들에는 방향표시부가 구비됨을 특징으로 하는 비엘피 패키지.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019950068662A 1995-12-30 1995-12-30 비엘피 패키지 KR0179808B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950068662A KR0179808B1 (ko) 1995-12-30 1995-12-30 비엘피 패키지

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950068662A KR0179808B1 (ko) 1995-12-30 1995-12-30 비엘피 패키지

Publications (2)

Publication Number Publication Date
KR970053779A true KR970053779A (ko) 1997-07-31
KR0179808B1 KR0179808B1 (ko) 1999-03-20

Family

ID=19448174

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950068662A KR0179808B1 (ko) 1995-12-30 1995-12-30 비엘피 패키지

Country Status (1)

Country Link
KR (1) KR0179808B1 (ko)

Also Published As

Publication number Publication date
KR0179808B1 (ko) 1999-03-20

Similar Documents

Publication Publication Date Title
KR930014916A (ko) 반도체 패키지
KR970013389A (ko) 반도체장치
KR920015525A (ko) 반도체장치
KR970053779A (ko) 비엘피 패키지
KR900001004A (ko) 플라스틱 캡슐형 멀티칩 하이브리드 집적회로
KR950015728A (ko) 표면 실장형 반도체 장치
KR910007117A (ko) 수지밀봉형 반도체장치
KR970030726A (ko) 리드 프레임을 이용한 볼 그리드 어레이 패키지
KR970053758A (ko) 반도체 패키지의 구조
KR970023917A (ko) 와이어의 단락을 방지하기 위한 반도체 패키지
KR930001398A (ko) 반도체 패키지
KR970008526A (ko) 전도성 부재(傳導性 部材)가 성형수지 표면에 부착된 패키지
KR970053650A (ko) 비엘피 패키지
KR970024106A (ko) 업셋 조정된 리드 프레임 및 그를 이용한 반도체 칩 패키지
KR920001686A (ko) 2스텝 본딩을 이용한 패키지 구조
KR970030695A (ko) 리드에 솔더 볼이 부착된 리드 프레임 및 그를 이용한 볼 그리드 어레이 패키지
KR960043133A (ko) 패드-업 다이 패키지
KR930011190A (ko) 반도체 리드 프레임
KR950025960A (ko) 플라스틱 반도체 패키지
KR970024081A (ko) 리드프레임을 적용한 칩 스케일 패키지(chip scale package)
KR970024084A (ko) 섭스트레이트 패드를 이용한 반도체 칩 패키지
KR960043143A (ko) 반도체 패키지용 리드 프레임
KR970030744A (ko) 다이패드를 가로질러 연장.형성된 내부리드를 갖는 리드프레임을 적용한 패키지
KR970023905A (ko) 반도체 L.O.C(Lead On Chip) 패키지 구조
KR970008503A (ko) 반도체 패키지 구조

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20101025

Year of fee payment: 13

LAPS Lapse due to unpaid annual fee