KR970013120A - 박막 트랜지스터 및 그 제조 방법 - Google Patents
박막 트랜지스터 및 그 제조 방법 Download PDFInfo
- Publication number
- KR970013120A KR970013120A KR1019950025269A KR19950025269A KR970013120A KR 970013120 A KR970013120 A KR 970013120A KR 1019950025269 A KR1019950025269 A KR 1019950025269A KR 19950025269 A KR19950025269 A KR 19950025269A KR 970013120 A KR970013120 A KR 970013120A
- Authority
- KR
- South Korea
- Prior art keywords
- thin film
- forming
- gate electrode
- film transistor
- manufacturing
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 8
- 239000010409 thin film Substances 0.000 title claims abstract description 7
- 238000000034 method Methods 0.000 claims abstract description 3
- 239000004065 semiconductor Substances 0.000 claims abstract 5
- 229920002120 photoresistant polymer Polymers 0.000 claims 6
- 239000010408 film Substances 0.000 claims 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims 4
- 229920005591 polysilicon Polymers 0.000 claims 4
- 230000004888 barrier function Effects 0.000 claims 3
- 238000000151 deposition Methods 0.000 claims 3
- 238000005530 etching Methods 0.000 claims 3
- 239000000758 substrate Substances 0.000 claims 3
- 238000005468 ion implantation Methods 0.000 claims 2
- 230000006866 deterioration Effects 0.000 abstract 1
- 238000002789 length control Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78603—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the insulating substrate or support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/1288—Multistep manufacturing methods employing particular masking sequences or specially adapted masks, e.g. half-tone mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/6675—Amorphous silicon or polysilicon transistors
- H01L29/66757—Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Thin Film Transistor (AREA)
Abstract
1. 청구범위에 기재된 발명이 속한 기술 분야 ; 반도체 소자 제조 방법. 2. 발명이 해결하려고 하는 기술적 과제 ; 박막 트랜지스터 제조시, 반도체 소자가 고집적화되면서 핫 캐리어 효과 및 쇼트 채널 효과등에 의해 소자의 특성이 저하되고 공정과정이 복잡하다는 문제점을 해결하고자 함. 3. 발명의 해결 방법의 요지 ; 두 개의 드레인과 한 개의 소스 구조를 이루면서 채널을 사면을 따라 형성하므로써, 높은 전류를 흐르게 하고 채널 길이를 효과적으로 조절할 수 있도록 하여 핫 캐리어 효과등에 의해 소자 특성이 저하되는 것을 방지하고 제조 공정도 간단한 박막 트랜지스터를 제조하고자 함. 4. 발명의 중요한 용도 ; 박막 트랜지스터를 제조하는 데 주료 이요됨.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1d도 내지 제1f도는 본 발명의 박막 트랜지스터 제조 방법에 따른 공정도.
Claims (2)
- 박막 트랜지스터를 제조하는 방법에 있어서, 반도체 기판 상에 산화막을 성장시키는 단계와, 소스 영역을 형성하기 위한 제1 포토레지스트 패턴을 형성하고 이를 식각 베리어로 이용하여 상기 산화막을 경사지게 식각하는 단계와,잔류 포토레지스트를 제거한 후, 반도체 기판에 소스 영역을 형성하기 위한 이온주입을 실시하는 단계와, 드레인용 도핑된 폴리실리콘을 증착하는 단계와, 소스영역 상의 상기 도핑된 폴리실리콘을 두 개의 드레인으로 분리하기 위한 제2 포토레지스트 패턴을 형성하는 단계와, 이를 식각 베리어로 이용하여 상기 드레인용 폴리실리콘을 식각하는 단계와, 잔류 포토레지스트를 제거하는 게이트 산화막을 증착한 후 게이트용 폴리실리콘을 증착하는 단계와, 게이트 전극을 형성하기 위한 제3 포토레지스트 패턴을 형성하고 이를 식각 배리어로 이용하여 게이트용 폴리실리콘을 실각하여 게이트 전극을 형성하는 단계 및 드레인 영역을 형성하기 위한 이온주입을 실시한 후 잔류 포토레지스트를 제거하는 단계를 포함해서 이루어진 박막 트랜지스터 제조 방법.
- 박막 트랜지스터에 있어서, T자형으로 이루어진 게이트 전극과, 상기 게이트 전극 하부의 게이트 산화막과, 상기 게이트 전극 양쪽에 형성된 두 개의 드레인 영역과, 반도체 기판상에 형성된 하나의 소스 영역과, 상기 T자형 게이트 전극을 따라 상기 소스 영역과 상기 드레인 영역 상이에 경사지게 형성된 두개의 채널영역을 포함해서 이루어진 것을 특징으로 하는 박막 트랜지스터.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950025269A KR0162147B1 (ko) | 1995-08-14 | 1995-08-14 | 박막 트랜지스터 및 그 제조방법 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950025269A KR0162147B1 (ko) | 1995-08-14 | 1995-08-14 | 박막 트랜지스터 및 그 제조방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR970013120A true KR970013120A (ko) | 1997-03-29 |
KR0162147B1 KR0162147B1 (ko) | 1999-02-01 |
Family
ID=19423645
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950025269A KR0162147B1 (ko) | 1995-08-14 | 1995-08-14 | 박막 트랜지스터 및 그 제조방법 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR0162147B1 (ko) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100451152B1 (ko) * | 1997-12-26 | 2005-04-19 | 엘지전자 주식회사 | 다결정실리콘박막트랜지스터및그제조방법 |
-
1995
- 1995-08-14 KR KR1019950025269A patent/KR0162147B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR0162147B1 (ko) | 1999-02-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR20000068441A (ko) | 경도핑 및 중도핑 드레인 영역과 초중 도핑 소스 영역을 가진 비대칭 트랜지스터 | |
KR950024284A (ko) | 박막트랜지스터 제조방법 | |
KR970003688A (ko) | 반도체 소자의 트랜지스터 제조방법 | |
KR950021786A (ko) | 모스펫(mosfet) 및 그 제조방법 | |
KR970013120A (ko) | 박막 트랜지스터 및 그 제조 방법 | |
KR970008580A (ko) | 반도체 소자의 트랜지스터 제조방법 | |
KR100219073B1 (ko) | 전계 효과 트랜지스터 및 그 제조방법 | |
JPH01191473A (ja) | 半導体装置の製造方法 | |
KR960039273A (ko) | 반도체 소자의 제조방법 | |
KR950021269A (ko) | 반도체 소자의 소오스/드레인 형성 방법 | |
KR0127691B1 (ko) | 트랜지스터 및 그 제조 방법 | |
KR970003682A (ko) | 저도핑 드레인 구조의 모스 트랜지스터 제조 방법 | |
KR970054501A (ko) | 저도핑 드레인 구조의 박막 트랜지스터 제조 방법 | |
KR970054256A (ko) | 박막 트랜지스터 및 그 제조 방법 | |
KR950012645A (ko) | 반도체 장치의 박막 트랜지스터 제조방법 | |
KR960026972A (ko) | 저도핑 드레인(ldd) 구조의 박막 트랜지스터 및 그 제조 방법 | |
KR960043290A (ko) | 이중 게이트 전극 구조의 박막 트랜지스터 및 그 제조 방법 | |
KR960035906A (ko) | 저도핑 드레인 구조의 박막 트랜지스터 제조 방법 | |
KR970004037A (ko) | 반도체 소자의 트랜지스터 제조방법 | |
KR970077357A (ko) | 모스(mos) 트랜지스터의 제조방법 | |
KR960035926A (ko) | 저도핑 드레인 구조의 박막 트랜지스터 제조 방법 | |
KR970054257A (ko) | 저도핑 드레인 구조의 박막 트랜지스터 및 그 제조 방법 | |
KR970013121A (ko) | 박막 트랜지스터 제조 방법 | |
KR940008132A (ko) | 접합 캐패시턴스를 줄이는 반도체 소자의 제조방법 | |
KR970030499A (ko) | 반도체 소자의 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20060720 Year of fee payment: 9 |
|
LAPS | Lapse due to unpaid annual fee |