KR970009974B1 - 반도체 장치의 제조방법 - Google Patents

반도체 장치의 제조방법 Download PDF

Info

Publication number
KR970009974B1
KR970009974B1 KR1019930032280A KR930032280A KR970009974B1 KR 970009974 B1 KR970009974 B1 KR 970009974B1 KR 1019930032280 A KR1019930032280 A KR 1019930032280A KR 930032280 A KR930032280 A KR 930032280A KR 970009974 B1 KR970009974 B1 KR 970009974B1
Authority
KR
South Korea
Prior art keywords
layer
hto
pattern
heat treatment
dry etching
Prior art date
Application number
KR1019930032280A
Other languages
English (en)
Korean (ko)
Other versions
KR950021193A (ko
Inventor
이래인
박문한
김영욱
오관영
Original Assignee
삼성전자 주식회사
김광호
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사, 김광호 filed Critical 삼성전자 주식회사
Priority to KR1019930032280A priority Critical patent/KR970009974B1/ko
Priority to TW083112299A priority patent/TW262567B/zh
Priority to JP33895494A priority patent/JP3652392B2/ja
Publication of KR950021193A publication Critical patent/KR950021193A/ko
Priority to US08/611,432 priority patent/US5674782A/en
Application granted granted Critical
Publication of KR970009974B1 publication Critical patent/KR970009974B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/304Mechanical treatment, e.g. grinding, polishing, cutting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Drying Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Cleaning Or Drying Semiconductors (AREA)
  • Electrodes Of Semiconductors (AREA)
KR1019930032280A 1993-12-31 1993-12-31 반도체 장치의 제조방법 KR970009974B1 (ko)

Priority Applications (4)

Application Number Priority Date Filing Date Title
KR1019930032280A KR970009974B1 (ko) 1993-12-31 1993-12-31 반도체 장치의 제조방법
TW083112299A TW262567B (ja) 1993-12-31 1994-12-28
JP33895494A JP3652392B2 (ja) 1993-12-31 1994-12-28 半導体装置の製造方法
US08/611,432 US5674782A (en) 1993-12-31 1996-03-04 Method for efficiently removing by-products produced in dry-etching

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930032280A KR970009974B1 (ko) 1993-12-31 1993-12-31 반도체 장치의 제조방법

Publications (2)

Publication Number Publication Date
KR950021193A KR950021193A (ko) 1995-07-26
KR970009974B1 true KR970009974B1 (ko) 1997-06-19

Family

ID=19375146

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930032280A KR970009974B1 (ko) 1993-12-31 1993-12-31 반도체 장치의 제조방법

Country Status (3)

Country Link
JP (1) JP3652392B2 (ja)
KR (1) KR970009974B1 (ja)
TW (1) TW262567B (ja)

Also Published As

Publication number Publication date
JP3652392B2 (ja) 2005-05-25
TW262567B (ja) 1995-11-11
JPH07254602A (ja) 1995-10-03
KR950021193A (ko) 1995-07-26

Similar Documents

Publication Publication Date Title
KR100591157B1 (ko) 반도체 소자의 제조방법
US4470189A (en) Process for making polycide structures
JP4748484B2 (ja) 半導体素子のゲート電極形成方法
US6498067B1 (en) Integrated approach for controlling top dielectric loss during spacer etching
JP2002050759A (ja) 金属ゲートを有するmosfet素子の製造方法
KR20000034928A (ko) 이중(dual) 두께 코발트 실리사이드 층을 갖는 집적 회로 구조 및 그 제조 방법
US5434096A (en) Method to prevent silicide bubble in the VLSI process
US6291354B1 (en) Method of fabricating a semiconductive device
US5674782A (en) Method for efficiently removing by-products produced in dry-etching
US6225202B1 (en) Selective etching of unreacted nickel after salicidation
KR100299386B1 (ko) 반도체 소자의 게이트 전극 형성방법
JP2002252348A (ja) 半導体装置の製造方法
US6184117B1 (en) Method for reducing lateral silicide formation for salicide process by additional capping layer above gate
US6194294B1 (en) Method of forming gate electrode in semiconductor device
KR970009974B1 (ko) 반도체 장치의 제조방법
KR100847365B1 (ko) 잔류물 제거시 보조하기 위한 등방성 저항기 보호 식각
KR100548546B1 (ko) 코발트 실리사이드를 이용한 반도체 소자의 게이트 전극형성 방법
US6156632A (en) Method of forming polycide structures
JP2833530B2 (ja) 半導体装置の製造方法
KR100630769B1 (ko) 반도체 소자 및 그 소자의 제조 방법
KR100881736B1 (ko) 반도체 소자의 제조방법
KR100340868B1 (ko) 반도체 소자의 게이트 전극 형성방법
JPH11204784A (ja) 半導体装置の製造方法
KR100437620B1 (ko) 반도체소자의폴리사이드구조의형성방법
KR100625814B1 (ko) 반도체 장치 및 그 제조방법

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20110930

Year of fee payment: 15

FPAY Annual fee payment

Payment date: 20120925

Year of fee payment: 16

EXPY Expiration of term