KR960030316A - Soi 기판의 제조방법 - Google Patents
Soi 기판의 제조방법 Download PDFInfo
- Publication number
- KR960030316A KR960030316A KR1019960000293A KR19960000293A KR960030316A KR 960030316 A KR960030316 A KR 960030316A KR 1019960000293 A KR1019960000293 A KR 1019960000293A KR 19960000293 A KR19960000293 A KR 19960000293A KR 960030316 A KR960030316 A KR 960030316A
- Authority
- KR
- South Korea
- Prior art keywords
- silicon substrate
- manufacturing
- soi substrate
- substrate
- silicon
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/02—Elements
- C30B29/06—Silicon
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B31/00—Diffusion or doping processes for single crystals or homogeneous polycrystalline material with defined structure; Apparatus therefor
- C30B31/20—Doping by irradiation with electromagnetic waves or by particle radiation
- C30B31/22—Doping by irradiation with electromagnetic waves or by particle radiation by ion-implantation
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B33/00—After-treatment of single crystals or homogeneous polycrystalline material with defined structure
Abstract
본 발명은 (a) 질소이온 또는 산소이온을 실리콘 기판(10,20)에 주입하는 공정과, (b) 상기 실리콘 기판(10,20)을 열처리하는 공정을 포함하는 SOI 기판의 제조방법에 있어서, (c) 상기 실리콘 기판(10,20) 내부의 소망 위치에 결정결함(11,21)을 도입하는 공정을 또한 구비하고, 상기 공정(c)는 상기 공정(a)전에 행하는 것을 특징으로 하는 SOI 기판의 제조방법을 제공한다. 예를 들어, 상기 공정(c)는 산소 이외의 원자를 상기 실리콘 기판(10,20)에 주입하는 공정, 및 상기 실리콘 기판(10,20)을 열처리하는 공정을 포함한다. 또 다른 예에서, 상기 공정(c)는 상기 실리콘 기판(10,20) 상에 에피탁시얼층(24)을 성장하는 공정과, 상기 실리콘 기판(10,20)과 상기 에피탁시얼층(24) 사이의 계면에 미스피트 전위(misfitdislocation)를 형성하는 공정을 포함한다. 본 발명에 따른 방법은 저도우즈의 산소 이온 주입에 의한 SOI 기판 제조를 가능하게 하여 결정결함의 감소와 제조비용의 저하라는 효과를 얻을 수 있다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제2도는 제1실시예 및 제2실시예에 따라 수행되는 공정을 도시하는 개략도.
Claims (4)
- (a) 질소이온과 산소이온 중 하나를 실리콘 기판(10,20)에 주입하는 공정과, (b) 상기 실리콘 기판(10,20)을 열처리하는 공정을 구비하는 SOI 기판의 제조방법에 있어서, (c) 상기 실리콘 기판(10,20) 내부의 소망 위치에 결정결함(11,21)을 도입하는 공정을 또한 구비하고, 상기 공정(c)는 상기 공정(a)전에 행하는 것을 특징으로 하는 SOI 기판의 제조방법.
- 제1항에 있어서, 상기 공정(c)는 실리콘 원자 및 산소 이외의 원자중 하나의 이온을 상기 실리콘 기판(10,20)에 주입하는 공정, 및 상기 실리콘 기판(10,20)을 열처리하는 공정을 구비하는 것을 특징으로 하는 SOI 기판의 제조방법.
- 제1항에 있어서, 상기 공정(c)는 상기 실리콘 기판(10,20)상에 에피탁시얼층(24)을 성장하는 공정과, 상기 실리콘 기판(10,20)과 상기 에피탁시얼층(24) 사이의 계면에 미스피트 전위를 형성하는 공정을 구비하는 것을 특징으로하는 SOI 기판의 제조방법.
- 제2항에 있어서, 상기 산소 이외의 원자는 보론(B)인 것을 특징으로 하는 SOI 기판의 제조 방법.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP95-17480 | 1995-01-09 | ||
JP7017480A JP2666757B2 (ja) | 1995-01-09 | 1995-01-09 | Soi基板の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR960030316A true KR960030316A (ko) | 1996-08-17 |
KR0182855B1 KR0182855B1 (ko) | 1999-04-15 |
Family
ID=11945175
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019960000293A KR0182855B1 (ko) | 1995-01-09 | 1996-01-09 | 에스오아이 기판의 제조방법 |
Country Status (3)
Country | Link |
---|---|
US (1) | US5888297A (ko) |
JP (1) | JP2666757B2 (ko) |
KR (1) | KR0182855B1 (ko) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100300193B1 (ko) * | 1997-09-05 | 2001-10-27 | 하제준 | 절연층상에 형성된 실리콘(soi)기판상의 전계방출어레이(fea)제조방법 |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6090689A (en) * | 1998-03-04 | 2000-07-18 | International Business Machines Corporation | Method of forming buried oxide layers in silicon |
JP2000323484A (ja) | 1999-05-07 | 2000-11-24 | Mitsubishi Electric Corp | 半導体装置及び半導体記憶装置 |
AU6004101A (en) * | 2000-04-24 | 2001-11-07 | Beijing Normal University | Method for fabricating silicon-on-insulator |
US6414355B1 (en) | 2001-01-26 | 2002-07-02 | Advanced Micro Devices, Inc. | Silicon-on-insulator (SOI) chip having an active layer of non-uniform thickness |
US6548369B1 (en) * | 2001-03-20 | 2003-04-15 | Advanced Micro Devices, Inc. | Multi-thickness silicon films on a single semiconductor-on-insulator (SOI) chip using simox |
EP1879224A3 (en) * | 2002-04-10 | 2008-10-29 | MEMC Electronic Materials, Inc. | Process for controlling denuded zone depth in an ideal oxygen precipitating silicon wafer |
CN1324664C (zh) * | 2002-04-10 | 2007-07-04 | Memc电子材料有限公司 | 用于控制理想氧沉淀硅片中洁净区深度的方法 |
US7294561B2 (en) * | 2003-08-14 | 2007-11-13 | Ibis Technology Corporation | Internal gettering in SIMOX SOI silicon substrates |
FR2860249B1 (fr) * | 2003-09-30 | 2005-12-09 | Michel Bruel | Procede de fabrication d'une structure en forme de plaque, en particulier en silicium, application de procede, et structure en forme de plaque, en particulier en silicium |
US8475693B2 (en) | 2003-09-30 | 2013-07-02 | Soitec | Methods of making substrate structures having a weakened intermediate layer |
WO2005062364A1 (en) * | 2003-12-16 | 2005-07-07 | International Business Machines Corporation | Contoured insulator layer of silicon-on-onsulator wafers and process of manufacture |
FR2942073B1 (fr) * | 2009-02-10 | 2011-04-29 | Soitec Silicon On Insulator | Procede de realisation d'une couche de cavites |
JP2011082443A (ja) * | 2009-10-09 | 2011-04-21 | Sumco Corp | エピタキシャルウェーハおよびその製造方法 |
US10515956B2 (en) | 2012-03-01 | 2019-12-24 | Taiwan Semiconductor Manufacturing Company | Semiconductor devices having Fin Field Effect Transistor (FinFET) structures and manufacturing and design methods thereof |
US9105744B2 (en) | 2012-03-01 | 2015-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor devices having inactive fin field effect transistor (FinFET) structures and manufacturing and design methods thereof |
US10170315B2 (en) | 2013-07-17 | 2019-01-01 | Globalfoundries Inc. | Semiconductor device having local buried oxide |
US9252272B2 (en) | 2013-11-18 | 2016-02-02 | Globalfoundries Inc. | FinFET semiconductor device having local buried oxide |
US20150263040A1 (en) | 2014-03-17 | 2015-09-17 | Silicon Storage Technology, Inc. | Embedded Memory Device With Silicon-On-Insulator Substrate, And Method Of Making Same |
US9431407B2 (en) | 2014-09-19 | 2016-08-30 | Silicon Storage Technology, Inc. | Method of making embedded memory device with silicon-on-insulator substrate |
US9466729B1 (en) | 2015-05-08 | 2016-10-11 | Qualcomm Incorporated | Etch stop region based fabrication of bonded semiconductor structures |
US9634020B1 (en) | 2015-10-07 | 2017-04-25 | Silicon Storage Technology, Inc. | Method of making embedded memory device with silicon-on-insulator substrate |
FR3048425B1 (fr) | 2016-03-07 | 2021-02-12 | Soitec Silicon On Insulator | Structure pour dispositif avec microsystemes electromecaniques integres |
US10790292B2 (en) | 2018-05-14 | 2020-09-29 | Silicon Storage Technology, Inc. | Method of making embedded memory device with silicon-on-insulator substrate |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07120702B2 (ja) * | 1986-06-12 | 1995-12-20 | 松下電器産業株式会社 | 半導体装置の製造方法 |
JPH069227B2 (ja) * | 1987-03-05 | 1994-02-02 | 日本電気株式会社 | 半導体基板の製造方法 |
JPH02237033A (ja) * | 1989-03-09 | 1990-09-19 | Nissan Motor Co Ltd | 半導体基板の製造方法 |
JPH0770695B2 (ja) * | 1989-03-27 | 1995-07-31 | シャープ株式会社 | 炭化珪素半導体装置の製造方法 |
JPH0377329A (ja) * | 1989-08-19 | 1991-04-02 | Fujitsu Ltd | 半導体装置の製造方法 |
JPH03235348A (ja) * | 1990-02-13 | 1991-10-21 | Fujitsu Ltd | 半導体装置の製造方法 |
JPH04212738A (ja) * | 1990-04-03 | 1992-08-04 | Olympus Optical Co Ltd | Stmメモリー媒体およびその製造方法 |
US5183767A (en) * | 1991-02-14 | 1993-02-02 | International Business Machines Corporation | Method for internal gettering of oxygen in iii-v compound semiconductors |
US5244819A (en) * | 1991-10-22 | 1993-09-14 | Honeywell Inc. | Method to getter contamination in semiconductor devices |
JPH065826A (ja) * | 1992-06-18 | 1994-01-14 | Fujitsu Ltd | 半導体装置の製造方法 |
-
1995
- 1995-01-09 JP JP7017480A patent/JP2666757B2/ja not_active Expired - Lifetime
- 1995-12-11 US US08/570,232 patent/US5888297A/en not_active Expired - Lifetime
-
1996
- 1996-01-09 KR KR1019960000293A patent/KR0182855B1/ko not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100300193B1 (ko) * | 1997-09-05 | 2001-10-27 | 하제준 | 절연층상에 형성된 실리콘(soi)기판상의 전계방출어레이(fea)제조방법 |
Also Published As
Publication number | Publication date |
---|---|
US5888297A (en) | 1999-03-30 |
KR0182855B1 (ko) | 1999-04-15 |
JPH08191140A (ja) | 1996-07-23 |
JP2666757B2 (ja) | 1997-10-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR960030316A (ko) | Soi 기판의 제조방법 | |
US6323109B1 (en) | Laminated SOI substrate and producing method thereof | |
SE9501310D0 (sv) | A method for introduction of an impurity dopant in SiC, a semiconductor device formed by the mehtod and a use of a highly doped amorphous layer as a source for dopant diffusion into SiC | |
KR940022683A (ko) | 반도체 기판, 고체 촬상 장치 및 그 제조 방법 | |
MY116313A (en) | Method and apparatus for heat-treating an soi substrate and method of preparing an soi substrate by using the same | |
KR890003028A (ko) | 고저항 다결정 실리콘의 제조방법 | |
WO1989004548A3 (en) | Ion implantation and annealing of compound semiconductor layers | |
MY134849A (en) | Laser annealing method and semiconductor device fabricating method | |
EP0984483A3 (en) | Semiconductor substrate and method for producing the same | |
CA2231625A1 (en) | Semiconductor substrate having compound semiconductor layer, process for its production, and electronic device fabricated on semiconductor substrate | |
DE59608710D1 (de) | Dotierverfahren zur herstellung von homoübergängen in halbleitersubstraten | |
TW369683B (en) | A method for forming a semiconductor device having a shallow junction and a low sheet resistance | |
SE9803767D0 (sv) | Method for semiconductor manufacturing | |
JPS5740940A (en) | Semiconductor device | |
KR960039439A (ko) | 폴리실리콘막의 제조방법 | |
JPS5633821A (en) | Photoannealing method for semiconductor layer | |
JPS6459807A (en) | Material for thin-film transistor | |
KR970030863A (ko) | 박막 트랜지스터의 게이트 절연막 제조방법 | |
RU94040462A (ru) | Способ получения слоев inp | |
JPH01245519A (ja) | 半導体装置の製造方法 | |
JPS56135973A (en) | Manufacture of semiconductor device | |
KR920013668A (ko) | 반도체 장치의 소자격리 방법 | |
KR950009915A (ko) | 반도체 소자의 티타늄-실리사이드 형성방법 | |
KR940002933A (ko) | Tft의 이온 도핑방법 | |
KR960026141A (ko) | 실리콘 기판에 의한 얕은 접합층 저온 형성방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20131118 Year of fee payment: 16 |
|
FPAY | Annual fee payment |
Payment date: 20141120 Year of fee payment: 17 |
|
EXPY | Expiration of term |