KR960009119A - 반도체소자의 금속배선 제조방법 - Google Patents

반도체소자의 금속배선 제조방법 Download PDF

Info

Publication number
KR960009119A
KR960009119A KR1019940019529A KR19940019529A KR960009119A KR 960009119 A KR960009119 A KR 960009119A KR 1019940019529 A KR1019940019529 A KR 1019940019529A KR 19940019529 A KR19940019529 A KR 19940019529A KR 960009119 A KR960009119 A KR 960009119A
Authority
KR
South Korea
Prior art keywords
metal layer
metal wiring
layer
insulating film
contact hole
Prior art date
Application number
KR1019940019529A
Other languages
English (en)
Other versions
KR100309904B1 (ko
Inventor
최양규
Original Assignee
김주용
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업 주식회사 filed Critical 김주용
Priority to KR1019940019529A priority Critical patent/KR100309904B1/ko
Publication of KR960009119A publication Critical patent/KR960009119A/ko
Application granted granted Critical
Publication of KR100309904B1 publication Critical patent/KR100309904B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31144—Etching the insulating layers by chemical or physical means using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

본 발명은 반도체소자의 금속배선 제조방법에 관한 것으로서, 소정구조의 반도체기판상에 금속배선 콘택홀을 구비하는 절연막을 형성하고 상기 구조의 전표면에 접합 스파이크를 방지하기 위한 장벽금속층을 형성한후, 상기 콘택홀을 메운 감광막 패턴을 마스크로하여 절연막상의 장벽금속층을 제거하여 콘택홀의 내부에만 장벽금속층이 남도록 하고, 상기 콘택홀을 통하여 불순물 접합층과 접촉되는 장벽금속층 및 금속층 패턴의 적층구조의 금속배선을 형성하고, 상기 절연막상에는 금속층 패턴 단일층으로된 금속배선을 형성하였으므로, 절연막 상에서는 금속배선에 의한 단차가 감소되고, 장벽금속층 식각시 생성되는 폴리머성 잔류물에 의한 금속 배선의 불량을 방지하고 금속층 식각공정을 용이하게 하여 후속공정시의 공정여유도가 증가되고 공정수율 및 소자동작의 신뢰성을 향상시킬 수 있다.

Description

반도체소자의 금속배선 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1A도 내지 제1E도는 본 발명에 따른 반도체소자의 금속배선 제조 공정도.

Claims (4)

  1. 소자분리 절연막과 불순물 접합층이 형성되어 있는 예정된 구조의 반도체기판상에 절연막을 형성하는 공정과, 상기 반도체기판의 불순물 접합층에서 금속배선 콘택으로 예정되어 있는 부분상의 절연막을 제거하여 금속배선 콘택홀을 형성하는 공정과, 상기 구조의 전표면에 장벽금속층을 형성하여 상기 불순물 접합층과 접촉시키는 공정과, 상기 금속배선 콘택홀 내부의 장벽금속층만 남기고 나머지 부분의 장벽금속층을 제거하는 공정과, 상기 금속배선 콘택홀을 통하여 불순물 접합층과 접촉되는 장벽금속층 및 금속층 패턴의 적층 구조로된 금속배선과 절연막상의 금속층 패턴으로된 금속배선을 형성하는 공정을 구비하는 반도체소자의 금속배선 제조방법.
  2. 제1항에 있어서, 상기 장벽금속층을 Ti, TiN의 단일층이나 Ti/TiN적층 구조로 이루어지는 군에서 임의로 선택되는 하나의 구조로 형성되는 것을 특징으로 하는 반도체소자의 금속배선 제조방법.
  3. 제1항에 있어서, 상기 금속배선 콘택홀 내부에만 장벽금속층 패턴이 남도록하는 공정이 감광막을 전면에 도포한 후 감광막과 절연막상의 장벽금속층을 전면 이방성식각하여 형성하는 것을 특징으로 하는 반도체소자의 금속배선 제조방법.
  4. 제1항에 있어서, 상기 금속층을 A1베이스, Cu베이스 및 A1과 Cu합금 베이스 금속으로 구성되는 군에서 임의로 선택되는 하나의 물지리로 형성하는 것을 특징으로 하는 반도체소자의 금속배선 제조방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019940019529A 1994-08-08 1994-08-08 반도체소자의금속배선제조방법 KR100309904B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940019529A KR100309904B1 (ko) 1994-08-08 1994-08-08 반도체소자의금속배선제조방법

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940019529A KR100309904B1 (ko) 1994-08-08 1994-08-08 반도체소자의금속배선제조방법

Publications (2)

Publication Number Publication Date
KR960009119A true KR960009119A (ko) 1996-03-22
KR100309904B1 KR100309904B1 (ko) 2003-09-06

Family

ID=37530872

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940019529A KR100309904B1 (ko) 1994-08-08 1994-08-08 반도체소자의금속배선제조방법

Country Status (1)

Country Link
KR (1) KR100309904B1 (ko)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03236238A (ja) * 1990-02-13 1991-10-22 Fujitsu Ltd 半導体装置及びその製造方法

Also Published As

Publication number Publication date
KR100309904B1 (ko) 2003-09-06

Similar Documents

Publication Publication Date Title
KR960005870A (ko) 반도체 소자의 금속 배선 형성방법
KR960009119A (ko) 반도체소자의 금속배선 제조방법
KR960019522A (ko) 반도체 소자의 플러그 형성방법
KR970052439A (ko) 반도체 소자의 콘택 홀 형성 방법
KR960002486A (ko) 반도체 소자의 다중 금속층 형성방법
KR960026867A (ko) 반도체소자의 제조방법
KR960019511A (ko) 반도체장치의 제조방법
KR970018106A (ko) 반도체 소자의 리페어를 용이하게 하기 위한 다층 절연막 제거 방법
KR960012324A (ko) 반도체소자의 게이트전극 콘택 및 그 제조방법
KR960002576A (ko) 반도체소자의 금속배선 형성방법
KR970052537A (ko) 반도체장치의 제조방법
KR970052512A (ko) 반도체 소자의 콘택홀 형성방법
KR960035969A (ko) 금속 배선층 형성 방법
KR970023728A (ko) 반도체 소자의 콘택 홀 형성 방법
KR950021097A (ko) 고집적 반도체 소자의 미세 콘택 형성방법
KR980005500A (ko) 반도체 소자의 금속배선 형성방법
KR960035831A (ko) 반도체 소자의 금속배선 형성방법
KR970003851A (ko) 반도체 소자의 금속배선 형성방법
KR960006087A (ko) 반도체 소자의 제조방법
KR980005458A (ko) 반도체 소자의 금속 배선 형성 방법
KR960002655A (ko) 반도체 제조 방법
KR950021426A (ko) 반도체 소자의 금속배선 형성방법
KR950025869A (ko) 콘택홀 형성방법
KR970053509A (ko) 반도체 소자의 다중 금속층 형성 방법
KR950034439A (ko) 반도체 소자의 금속배선 제조방법

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20090828

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee