KR940027145A - 다층 리드 프레임 - Google Patents

다층 리드 프레임 Download PDF

Info

Publication number
KR940027145A
KR940027145A KR1019940011157A KR19940011157A KR940027145A KR 940027145 A KR940027145 A KR 940027145A KR 1019940011157 A KR1019940011157 A KR 1019940011157A KR 19940011157 A KR19940011157 A KR 19940011157A KR 940027145 A KR940027145 A KR 940027145A
Authority
KR
South Korea
Prior art keywords
lead frame
ceramic plate
layer
power supply
multilayer lead
Prior art date
Application number
KR1019940011157A
Other languages
English (en)
Other versions
KR0125116B1 (ko
Inventor
또시까즈 따게노우찌
뀨니유끼 호리
미쓰하루 시미즈
Original Assignee
이노우에 사다오
신꼬오 덴기 고오교오 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이노우에 사다오, 신꼬오 덴기 고오교오 가부시끼가이샤 filed Critical 이노우에 사다오
Publication of KR940027145A publication Critical patent/KR940027145A/ko
Application granted granted Critical
Publication of KR0125116B1 publication Critical patent/KR0125116B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/50Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49589Capacitor integral with or on the leadframe
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/49105Connecting at different heights
    • H01L2224/49109Connecting at different heights outside the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12042LASER
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Fixed Capacitors And Capacitor Manufacturing Machines (AREA)

Abstract

[목적]
10nF 이상의 큰 정전용량을 달성할 수 있다.
[구성]
적어도 신호층(12), 전원층(14), 접지층(20)을 절연체를 통하여 적층해서 된 다층리드프레임에 있어서 전원층(14)와 접지층(20)사이에 강 유전체로 된 세라믹판(22)을 개장하고, 이 세라믹판(22)과 전원층(14), 접지층(20)사이를 도전성의 접착재(24)로 고착한 것을 특징으로 한다.

Description

다층 리드 프레임
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 제1의 실시예를 나타낸 단면도, 제2도는 세라믹판의 정면도, 제3도는 세라믹판의 양면에 금속피막을 형성한 실시예를 나타낸 부분단면도, 제4또는 클록주파수와 정전용량과의 관계를 나타낸 그래프.

Claims (4)

  1. 적어도 신호층, 전원층, 접지층을 절연체를 통하여 적층해서 된 다층리드프레임에 있어서, 상기 전원층과 접지층 사이에 강 유전체로 된 세라믹판을 개장하고, 이 세라믹판과 상기전원층, 접지층 사이를 도전성의 접착재로 고착한 것을 특징으로 하는 다층리드프레임.
  2. 제1항에 있어서, 상기 세라믹판이 티탄산 바륨 혹은 티타산스트론튬을 주성분으로 하는 세라믹판인 것을 특징으로 하는 다층리드프레임.
  3. 제1항 또는 제2항에 있어서, 상기 도전성의 접착재가 접착성을 갖는 수지 속에 금속 분말을 혼입한 도전성 필림인 것을 특징으로 하는 다층리드프레임.
  4. 제1항 또는 제2항에 있어서, 세라믹판의 양표면에 금속피막이 형성되어 있는 것을 특징으로 하는 다층리드 프레임.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019940011157A 1993-05-24 1994-05-23 다층 리드 프레임 KR0125116B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP5121328A JPH06334105A (ja) 1993-05-24 1993-05-24 多層リードフレーム
JP93-121328 1993-05-24

Publications (2)

Publication Number Publication Date
KR940027145A true KR940027145A (ko) 1994-12-10
KR0125116B1 KR0125116B1 (ko) 1997-12-11

Family

ID=14808539

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940011157A KR0125116B1 (ko) 1993-05-24 1994-05-23 다층 리드 프레임

Country Status (5)

Country Link
US (1) US5576577A (ko)
EP (1) EP0626725B1 (ko)
JP (1) JPH06334105A (ko)
KR (1) KR0125116B1 (ko)
DE (1) DE69416341T2 (ko)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6066514A (en) 1996-10-18 2000-05-23 Micron Technology, Inc. Adhesion enhanced semiconductor die for mold compound packaging
US5583372A (en) * 1994-09-14 1996-12-10 Micron Technology, Inc. Adhesion enhanced semiconductor die for mold compound packaging
KR0177744B1 (ko) * 1995-08-14 1999-03-20 김광호 전기적 특성이 향상된 반도체 장치
SG60099A1 (en) 1996-08-16 1999-02-22 Sony Corp Semiconductor package and manufacturing method of lead frame
KR100218368B1 (ko) * 1997-04-18 1999-09-01 구본준 리드프레임과 그를 이용한 반도체 패키지 및 그의 제조방법
FR2764115B1 (fr) * 1997-06-02 2001-06-08 Sgs Thomson Microelectronics Dispositif semiconducteur et procede de connexion des fils internes de masse d'un tel dispositif
US6878572B2 (en) * 2002-05-30 2005-04-12 Intel Corporation High capacitance package substrate
JP3943096B2 (ja) * 2004-03-31 2007-07-11 シャープ株式会社 半導体装置、及びその電気的検査方法、並びにそれを備えた電子機器
TWI246760B (en) * 2004-12-22 2006-01-01 Siliconware Precision Industries Co Ltd Heat dissipating semiconductor package and fabrication method thereof
CN101627450B (zh) * 2007-03-08 2013-10-30 日本电气株式会社 电容元件、印刷布线板、半导体封装以及半导体电路
US9484320B2 (en) * 2012-04-27 2016-11-01 Freescale Semiconductor, Inc. Vertically packaged integrated circuit

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5332233B1 (ko) * 1968-12-25 1978-09-07
JPS61108160A (ja) * 1984-11-01 1986-05-26 Nec Corp コンデンサ内蔵型半導体装置及びその製造方法
BE904407A (fr) * 1985-03-13 1986-06-30 Rogers Corp Condensateur de decouplage et methode de fabrication de celui-ci.
US5089878A (en) * 1989-06-09 1992-02-18 Lee Jaesup N Low impedance packaging
US5237202A (en) * 1989-10-16 1993-08-17 Shinko Electric Industries Co., Ltd Lead frame and semiconductor device using same
JP2784235B2 (ja) * 1989-10-16 1998-08-06 新光電気工業株式会社 リードフレーム及び半導体装置
JP2828326B2 (ja) * 1990-07-12 1998-11-25 新光電気工業株式会社 多層リードフレームおよびその製造方法
JPH0479264A (ja) * 1990-07-20 1992-03-12 Nec Corp Lsiパッケージ
JP2833170B2 (ja) * 1990-07-25 1998-12-09 富士ゼロックス株式会社 電子写真感光体の製造方法
JPH04114462A (ja) * 1990-09-04 1992-04-15 Sumitomo Electric Ind Ltd リードフレーム
JPH04119659A (ja) * 1990-09-10 1992-04-21 Sumitomo Electric Ind Ltd リードフレーム
JPH05160334A (ja) * 1991-12-09 1993-06-25 Shinko Electric Ind Co Ltd 多層リードフレーム及びこれに用いるコンデンサー部品並びに半導体装置
JP3081335B2 (ja) * 1991-12-27 2000-08-28 新光電気工業株式会社 多層リードフレーム及びこれを用いた半導体装置
US5311057A (en) * 1992-11-27 1994-05-10 Motorola Inc. Lead-on-chip semiconductor device and method for making the same

Also Published As

Publication number Publication date
JPH06334105A (ja) 1994-12-02
DE69416341T2 (de) 1999-07-01
EP0626725B1 (en) 1999-02-03
US5576577A (en) 1996-11-19
EP0626725A2 (en) 1994-11-30
KR0125116B1 (ko) 1997-12-11
DE69416341D1 (de) 1999-03-18
EP0626725A3 (en) 1995-04-19

Similar Documents

Publication Publication Date Title
KR940027145A (ko) 다층 리드 프레임
EP0372929A3 (en) Light transmitting electrically conductive stacked film
KR890701216A (ko) 집진전극
SG46168A1 (en) Conducting thick film composition thick film electrode ceramic electronic component and laminated ceramic capacitor
FR2471659B1 (ko)
FI945257A0 (fi) Elekroluminenssilaminaatti, johon kuuluu dielektrinen paksukalvo
KR950020802A (ko) 고체 전해 콘덴서 및 그 제조방법
DE58905040D1 (de) Hochspannungsisoliersystem fuer elektriche maschinen.
KR960012508A (ko) 적층 커페시터 및 이의 제조방법
KR910005343A (ko) 전기 이중층 콘덴서
DK157535C (da) Dispensertube med en aabning, der er forseglet med et flerlagstaetningsmiddel
KR980005105A (ko) 다층형 전자 부품
KR920007164A (ko) 다층 리드프레임
KR910004077A (ko) 회로판
KR900019550A (ko) 인쇄 회로 기판 및 제조방법
KR920702061A (ko) 모터의 액냉 구조
EP0196839A3 (en) Piezoelectric transducer and components therefor
AU5621199A (en) Improvements in or relating to electronic components
KR830004645A (ko) 전기전도성 적층판(積層板)
JPS53118390A (en) Thin film luminous element
JPS6410597A (en) Electroluminescent lamp
JPS6436442A (en) Laminated glass
KR900702548A (ko) 음향용 콘덴서
JPS6424394A (en) Organic dispersed el panel
NL7302015A (ko)

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20040924

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee