KR940012509A - 전자기기용 칩(chip)의 보호막 제조방법 - Google Patents

전자기기용 칩(chip)의 보호막 제조방법 Download PDF

Info

Publication number
KR940012509A
KR940012509A KR1019920022877A KR920022877A KR940012509A KR 940012509 A KR940012509 A KR 940012509A KR 1019920022877 A KR1019920022877 A KR 1019920022877A KR 920022877 A KR920022877 A KR 920022877A KR 940012509 A KR940012509 A KR 940012509A
Authority
KR
South Korea
Prior art keywords
chip
manufacturing
electronic device
protection film
protective film
Prior art date
Application number
KR1019920022877A
Other languages
English (en)
Other versions
KR960002068B1 (ko
Inventor
김석기
Original Assignee
석진철
대우전자부품 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 석진철, 대우전자부품 주식회사 filed Critical 석진철
Priority to KR1019920022877A priority Critical patent/KR960002068B1/ko
Publication of KR940012509A publication Critical patent/KR940012509A/ko
Application granted granted Critical
Publication of KR960002068B1 publication Critical patent/KR960002068B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Printing Methods (AREA)
  • Formation Of Insulating Films (AREA)

Abstract

본 발명은 전자기기에 사용되는 칩(CHIP)의 보호막을 형성시키는데 있어 실크스크린 인쇄방법으로 일괄제작하므로 생산성을 향상시킴은 물론 정밀성을 높일 수 있도록 한 유용한 발명인 것이다.

Description

전자기기용 칩(CHIP)의 보호막 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발며의 일예의 사용 상태도.

Claims (1)

  1. 웨이퍼(Waper)(2)의 상면에 다수의 칩(CHIP)(1)이 형성된 공지의 것에 있어서, 상기 다수의 칩(1)의 양측에 형성되는 보호막(3)을 실크스크린 인쇄방법으로 전체적으로 도포시키는 TV, VCR용 칩(CHIP)의 보호막 제조방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019920022877A 1992-11-30 1992-11-30 전자기기용 칩(chip)의 보호막 제조방법 KR960002068B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019920022877A KR960002068B1 (ko) 1992-11-30 1992-11-30 전자기기용 칩(chip)의 보호막 제조방법

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019920022877A KR960002068B1 (ko) 1992-11-30 1992-11-30 전자기기용 칩(chip)의 보호막 제조방법

Publications (2)

Publication Number Publication Date
KR940012509A true KR940012509A (ko) 1994-06-23
KR960002068B1 KR960002068B1 (ko) 1996-02-10

Family

ID=19344331

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920022877A KR960002068B1 (ko) 1992-11-30 1992-11-30 전자기기용 칩(chip)의 보호막 제조방법

Country Status (1)

Country Link
KR (1) KR960002068B1 (ko)

Also Published As

Publication number Publication date
KR960002068B1 (ko) 1996-02-10

Similar Documents

Publication Publication Date Title
IT7826099A0 (it) Processo di fabbricazione di un contatto di tantalio su un substrato semiconduttore di silicio.
JPS5293278A (en) Manufacture for mos type semiconductor intergrated circuit
KR920007254A (ko) 반도체장치
JPS5246787A (en) Coil for integrated circuit and process for production of same
KR910010688A (ko) 반도체장치
KR890003000A (ko) 반도체 장치의 제조방법
KR940012509A (ko) 전자기기용 칩(chip)의 보호막 제조방법
JPS52156580A (en) Semiconductor integrated circuit device and its production
KR920005333A (ko) 반도체회로 제조장치 및 방법
KR910013463A (ko) 반도체 소자의 개구형성방법
KR910013526A (ko) 배선용 콘택홀 형성방법
KR910008853A (ko) 반도체장치와 그 제조방법
FR2382770A1 (fr) Procede de formation de tres petites ouvertures de contact dans un dispositif de circuit integre
KR960039113A (ko) 정렬마크 형성방법
KR900005571A (ko) 화합물 반도체장치와 그 제조방법
JPS5392679A (en) Semiconductor device
JPS5435791A (en) Semiconductor pressure sensor
KR950021050A (ko) 웨이퍼의 단차 완화 방법
KR910013436A (ko) 반도체소자의 제조방법
KR960019485A (ko) 노광마스크
KR910008792A (ko) 양면가공반도체소자의 제조방법
JPS5349948A (en) Semiconductor device
JPS51147281A (en) Manufacturing process for thin film switching element
KR930014891A (ko) 간접층 정렬방법
KR960009111B1 (en) Hybrid ic structure

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20020131

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee