KR920022685A - 디지탈 vco - Google Patents

디지탈 vco Download PDF

Info

Publication number
KR920022685A
KR920022685A KR1019920009106A KR920009106A KR920022685A KR 920022685 A KR920022685 A KR 920022685A KR 1019920009106 A KR1019920009106 A KR 1019920009106A KR 920009106 A KR920009106 A KR 920009106A KR 920022685 A KR920022685 A KR 920022685A
Authority
KR
South Korea
Prior art keywords
output
digital vco
control means
switching control
decoder
Prior art date
Application number
KR1019920009106A
Other languages
English (en)
Other versions
KR100214783B1 (ko
Inventor
다까아끼 야마다
히로시 야마가따
Original Assignee
오오가 노리오
소니 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 오오가 노리오, 소니 가부시끼가이샤 filed Critical 오오가 노리오
Publication of KR920022685A publication Critical patent/KR920022685A/ko
Application granted granted Critical
Publication of KR100214783B1 publication Critical patent/KR100214783B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/03—Astable circuits
    • H03K3/0315—Ring oscillators
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
    • H03L7/0996—Selecting a signal among the plurality of phase-shifted signals produced by the ring oscillator

Abstract

내용 없음.

Description

디지탈 VCO
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 디지탈 VCO의 제1실시예를 도시하는 구성도,
제2도는 제1실시예의 요부 구성도,
제3도는 제1실시예의 회로의 동작을 도시하는 파형도.

Claims (4)

  1. 지연량을 제어할 수가 있는 인버터를 직렬로 복수개 접속해서 형성되는 링 오실레이터와, 상기한 링 오실레이터의 발진 주파수를 기준 주파수와 일치시키도록 제어하는 주파수 제어 회로와, 상기한 복수의 인버터의 각각에 설치되어 있는 각 출력 탭중에서 소정의 출력 탭을 선택하여 출력을 끌어내기 위한 선택 스위치와, 상기한 선택 스위치를 개재해서 출력이 끌어내어지는 출력 탭을 반복해서 절환되도록 제어하는 스위칭 제어 수단을 구비하는 것을 특징으로 하는 디지탈 VCO.
  2. 제1항에 있어서, 상기한 스위칭 제어 수단을 레이트 멀티플라이어와 분주기 U/D카운터, 및 디코더를 사용해서 구성한 것을 특징으로 하는 디지탈 VCO.
  3. 제1항에 있어서, 상기한 스위칭 제어 수단을 아더와 랫치 회로, 및 디코더를 사용해서 구성한 것을 특징으로 하는 디지탈 VCO.
  4. 제1항에 있어서, 상기한 링 오실레이터의 출력에 동기해서 디코더 출력을 랫치하는 랫치 회로를 설치해, 출력 신호중에 불필요한 펄스가 생성되는 것을 방지하도록 한 것을 특징으로 하는 디지탈 VCO.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019920009106A 1991-05-28 1992-05-28 디지탈 브이 씨 오 KR100214783B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP3153897A JPH04351008A (ja) 1991-05-28 1991-05-28 ディジタルｖｃｏ
JP91-153897 1991-05-28

Publications (2)

Publication Number Publication Date
KR920022685A true KR920022685A (ko) 1992-12-19
KR100214783B1 KR100214783B1 (ko) 1999-08-02

Family

ID=15572502

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920009106A KR100214783B1 (ko) 1991-05-28 1992-05-28 디지탈 브이 씨 오

Country Status (5)

Country Link
US (1) US5233316A (ko)
EP (1) EP0516379B1 (ko)
JP (1) JPH04351008A (ko)
KR (1) KR100214783B1 (ko)
DE (1) DE69203159T2 (ko)

Families Citing this family (55)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2854777B2 (ja) * 1992-04-27 1999-02-03 株式会社東芝 位相同期ループ回路と信号抽出方法
US5416446A (en) * 1992-12-08 1995-05-16 At&T Corp. Digital programmable frequency generator
US5345186A (en) * 1993-01-19 1994-09-06 Credence Systems Corporation Retriggered oscillator for jitter-free phase locked loop frequency synthesis
US5552733A (en) * 1993-01-19 1996-09-03 Credence Systems Corporation Precise and agile timing signal generator based on a retriggered oscillator
KR970003810B1 (ko) * 1993-04-14 1997-03-22 삼성전자 주식회사 어드레스 천이 검출회로를 내장하는 불휘발성 반도체 집적회로
JP3443896B2 (ja) * 1993-10-08 2003-09-08 株式会社デンソー デジタル制御発振装置
JP2900772B2 (ja) * 1993-12-24 1999-06-02 株式会社デンソー パルス位相差符号化回路とパルス発生回路との複合装置及びデジタル制御ｐｌｌ装置
US5394116A (en) * 1993-12-29 1995-02-28 At&T Corp. Fractional phase shift ring oscillator arrangement
US5471176A (en) * 1994-06-07 1995-11-28 Quantum Corporation Glitchless frequency-adjustable ring oscillator
JP2669347B2 (ja) * 1994-06-15 1997-10-27 日本電気株式会社 クロック信号抽出回路
US5675392A (en) * 1995-06-21 1997-10-07 Sony Corporation Mixer with common-mode noise rejection
US5689213A (en) * 1995-08-23 1997-11-18 Micron Technology, Inc. Post-fabrication programmable integrated circuit ring oscillator
TW337054B (en) * 1995-09-28 1998-07-21 Toshiba Co Ltd Horizontal synchronous signal oscillation circuit
US5550489A (en) * 1995-09-29 1996-08-27 Quantum Corporation Secondary clock source for low power, fast response clocking
US5689309A (en) * 1996-01-11 1997-11-18 Sony Corporation Control circuit for mixing two video signals
JP3695819B2 (ja) 1996-01-16 2005-09-14 株式会社東芝 信号処理回路及びこれを用いた再生装置
US5633899A (en) * 1996-02-02 1997-05-27 Lsi Logic Corporation Phase locked loop for high speed data capture of a serial data stream
US6115769A (en) * 1996-06-28 2000-09-05 Lsi Logic Corporation Method and apparatus for providing precise circuit delays
JP4319259B2 (ja) 1996-07-02 2009-08-26 株式会社東芝 アクティブ・ワイドレンジｐｌｌ装置、位相ロックループ方法及びディスク再生装置
JPH1070441A (ja) * 1996-08-27 1998-03-10 Mitsubishi Electric Corp 半導体装置
US5731743A (en) * 1996-10-07 1998-03-24 David Sarnoff Research Center, Inc. Frequency synthesizer having phase error feedback for waveform selection
US5889436A (en) * 1996-11-01 1999-03-30 National Semiconductor Corporation Phase locked loop fractional pulse swallowing frequency synthesizer
US5872488A (en) * 1996-11-15 1999-02-16 Hewlett-Packard Company Dual input voltage controlled oscillator with compensated bang/bang frequency
US5920211A (en) * 1997-03-27 1999-07-06 Lsi Logic Corporation Fully digital clock synthesizer
GB2325803B (en) 1997-05-30 1999-09-29 Lsi Logic Corp Digital frequency generation method and apparatus
JP3768665B2 (ja) 1997-12-12 2006-04-19 キヤノン株式会社 周波信号生成回路及び振動型アクチュエータの駆動装置
US6114915A (en) * 1998-11-05 2000-09-05 Altera Corporation Programmable wide-range frequency synthesizer
DE19852428C1 (de) * 1998-11-13 2000-05-25 Siemens Ag Schaltung zur Erzeugung von digitalen periodischen Signalen
US6294937B1 (en) 1999-05-25 2001-09-25 Lsi Logic Corporation Method and apparatus for self correcting parallel I/O circuitry
US6557066B1 (en) 1999-05-25 2003-04-29 Lsi Logic Corporation Method and apparatus for data dependent, dual level output driver
KR100802969B1 (ko) * 2000-11-30 2008-02-14 라이카 게오시스템스 아게 거리 측정 장치 내의 주파수 합성을 위한 방법 및 장치
DE10111402B4 (de) * 2001-03-09 2006-01-19 Harman Becker Automotive Systems (Becker Division) Gmbh Verfahren und Phasenregelkreis zur Synchronisation auf einen in einem Nutzsignal enthaltenen Hilfsträger
DE10115385A1 (de) * 2001-03-28 2002-10-10 Siemens Ag Verfahren und Vorrichtung zur Takterhöhung einer Pulse-Output-DDS
US6930524B2 (en) * 2001-10-09 2005-08-16 Micron Technology, Inc. Dual-phase delay-locked loop circuit and method
US6759911B2 (en) 2001-11-19 2004-07-06 Mcron Technology, Inc. Delay-locked loop circuit and method using a ring oscillator and counter-based delay
EP1339262A1 (en) * 2002-02-26 2003-08-27 Telefonaktiebolaget Lm Ericsson A driver for at least three electrical loads, especially for electroluminescent light sources
AU2003226972A1 (en) * 2002-02-26 2003-09-09 Telefonaktiebolaget Lm Ericsson (Publ) A driver for at least three electrical loads, especially for electroluminescent ligth sources
US20070206712A1 (en) * 2002-03-11 2007-09-06 Stefan Gierl Phase-locked loop for synchronization with a subcarrier contained in an intelligence signal
US6621316B1 (en) 2002-06-20 2003-09-16 Micron Technology, Inc. Synchronous mirror delay (SMD) circuit and method including a counter and reduced size bi-directional delay line
US6727740B2 (en) * 2002-08-29 2004-04-27 Micron Technology, Inc. Synchronous mirror delay (SMD) circuit and method including a ring oscillator for timing coarse and fine delay intervals
US7064620B1 (en) * 2003-05-09 2006-06-20 Altera Corporation Sequential VCO phase output enabling circuit
US6937076B2 (en) * 2003-06-11 2005-08-30 Micron Technology, Inc. Clock synchronizing apparatus and method using frequency dependent variable delay
TWI227320B (en) * 2003-12-22 2005-02-01 Sunplus Technology Co Ltd Radio frequency temperature sensor and temperature calibrating method therefor
US7130226B2 (en) * 2005-02-09 2006-10-31 Micron Technology, Inc. Clock generating circuit with multiple modes of operation
CN101454788A (zh) 2006-05-31 2009-06-10 株式会社半导体能源研究所 半导体器件以及具有这种半导体器件的ic标贴、ic标签和ic卡
US7636803B2 (en) * 2006-09-28 2009-12-22 Advanced Micro Devices, Inc. Device and method for transferring data between devices
JP2008205730A (ja) * 2007-02-19 2008-09-04 Nec Electronics Corp Ｐｌｌ回路
US7921318B2 (en) * 2007-05-17 2011-04-05 Globalfoundries Inc. Techniques for integrated circuit clock management using pulse skipping
US8014485B2 (en) * 2007-05-17 2011-09-06 Advanced Micro Devices, Inc. Techniques for integrated circuit clock management using multiple clock generators
US7681099B2 (en) * 2007-05-17 2010-03-16 Advanced Micro Devices, Inc. Techniques for integrated circuit clock signal manipulation to facilitate functional and speed test
US7737752B2 (en) * 2007-05-17 2010-06-15 Globalfoundries Inc Techniques for integrated circuit clock management
TWI358902B (en) * 2007-12-31 2012-02-21 Ind Tech Res Inst Signal delay circuit
US7765445B2 (en) * 2008-02-16 2010-07-27 International Business Machines Corporation Analog testing of ring oscillators using built-in self test apparatus
US8575972B2 (en) * 2009-03-23 2013-11-05 Advanced Micro Devices, Inc. Digital frequency synthesizer device and method thereof
KR101970516B1 (ko) 2012-12-24 2019-08-13 에스케이하이닉스 주식회사 클럭 생성 회로

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4494021A (en) * 1982-08-30 1985-01-15 Xerox Corporation Self-calibrated clock and timing signal generator for MOS/VLSI circuitry
EP0203208B1 (de) * 1985-05-23 1988-11-23 Deutsche ITT Industries GmbH Frequenzsyntheseschaltung zur Erzeugung eines analogen Signals mit digital in Stufen einstellbarer Frequenz
US4902986B1 (en) * 1989-01-30 1998-09-01 Credence Systems Corp Phased locked loop to provide precise frequency and phase tracking of two signals
US5018169A (en) * 1989-06-21 1991-05-21 National Semiconductor Corporation High resolution sample clock generator with deglitcher
US5119045A (en) * 1990-05-07 1992-06-02 Ricoh Company, Ltd. Pulse width modulation circuit
US5068628A (en) * 1990-11-13 1991-11-26 Level One Communications, Inc. Digitally controlled timing recovery loop
US5126691A (en) * 1991-06-17 1992-06-30 Motorola, Inc. Variable clock delay circuit

Also Published As

Publication number Publication date
JPH04351008A (ja) 1992-12-04
EP0516379B1 (en) 1995-06-28
US5233316A (en) 1993-08-03
EP0516379A2 (en) 1992-12-02
EP0516379A3 (en) 1993-06-09
KR100214783B1 (ko) 1999-08-02
DE69203159D1 (de) 1995-08-03
DE69203159T2 (de) 1995-11-23

Similar Documents

Publication Publication Date Title
KR920022685A (ko) 디지탈 vco
KR930020841A (ko) 클럭 발생 장치
KR930005352A (ko) 반도체 집적회로
KR910007267A (ko) 시간축 발생기 회로와 동일 주파수의 2기준 신호 발생 방법
KR910017776A (ko) 위상동기회로
GB1277714A (en) Multiple phase clock signal generator using frequency related and phase separated signals
KR960012738A (ko) 저 전력 궤환 경로의 위상 동기 루프 및 작동 방법
ES2095932T3 (es) Sintetizador de frecuencia de circuito de sincronizacion de fase con limitador duro activado por un sintetizador digital directo.
KR870006479A (ko) 위상 조정 시스템
KR920022684A (ko) 고주파 위상 동기 루프용 주파수 제어 발진기
US3515997A (en) Circuit serving for detecting the synchronism between two frequencies
KR840005000A (ko) 수평주사 주파수 체배회로
KR950022152A (ko) 위상 고정 루프(pll)회로를 구비하는 신호 처리 장치
KR960036402A (ko) 디지털 위상 동기 루프의 디바이더 계산 방법 및 그 장치
KR880014546A (ko) 디지탈 pll 회로
KR970003215A (ko) 반도체 메모리장치의 펄스발생회로
KR910009005A (ko) 통신네트워크에 접속되는 단말장치
JPS57152234A (en) Large-scale integrated circuit for pll tuning
KR950007297A (ko) 위상 동기 루프 및 동작 방법
KR960027247A (ko) 발진 회로
JPS55110433A (en) Phase synchronism circuit
SU510804A1 (ru) Устройство дл передачи дискретной информации сигналами с комбинированной частотно-фазовой манипул цией
SU847497A1 (ru) Управл емый генератор импульсов
KR940012090A (ko) 클럭분주회로
KR900004173B1 (ko) 대역설정에 의한 주파수 판별회로

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20120514

Year of fee payment: 14

EXPY Expiration of term