KR920007362A - 디지탈 시그마ㆍ델타변조기 - Google Patents

디지탈 시그마ㆍ델타변조기 Download PDF

Info

Publication number
KR920007362A
KR920007362A KR1019910016176A KR910016176A KR920007362A KR 920007362 A KR920007362 A KR 920007362A KR 1019910016176 A KR1019910016176 A KR 1019910016176A KR 910016176 A KR910016176 A KR 910016176A KR 920007362 A KR920007362 A KR 920007362A
Authority
KR
South Korea
Prior art keywords
data
delta modulator
bit
sigma
digital sigma
Prior art date
Application number
KR1019910016176A
Other languages
English (en)
Other versions
KR960002934B1 (ko
Inventor
미츠루 나가타
Original Assignee
아오이 죠이치
가부시키가이샤 도시바
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 아오이 죠이치, 가부시키가이샤 도시바 filed Critical 아오이 죠이치
Publication of KR920007362A publication Critical patent/KR920007362A/ko
Application granted granted Critical
Publication of KR960002934B1 publication Critical patent/KR960002934B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66—Digital/analogue converters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
    • H03M7/3002—Conversion to or from differential modulation
    • H03M7/3004—Digital delta-sigma modulation
    • H03M7/3015—Structural details of digital delta-sigma modulators
    • H03M7/3031—Structural details of digital delta-sigma modulators characterised by the order of the loop filter, e.g. having a first order loop filter in the feedforward path
    • H03M7/3042—Structural details of digital delta-sigma modulators characterised by the order of the loop filter, e.g. having a first order loop filter in the feedforward path the modulator being of the error feedback type, i.e. having loop filter stages in the feedback path only
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
    • H03M7/3002—Conversion to or from differential modulation
    • H03M7/3004—Digital delta-sigma modulation
    • H03M7/3015—Structural details of digital delta-sigma modulators
    • H03M7/302—Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution
    • H03M7/3024—Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only
    • H03M7/3028—Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only the quantiser being a single bit one

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)

Abstract

내용 없음

Description

디지탈 시그마ㆍ델타변조기
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 디지탈 시그마ㆍ델타변조기의 1실시예를 나타낸 회로도,
제2도는 제1도의 리미터회로의 한 구체예를 나타낸 회로도,
제3도는 제2도의 리미터회로의 전달특성을 나타낸 특성도.

Claims (2)

  1. 입력디지탈데이터와 귀환데이터를 가산하는 가산수단(11)과, 이 가산수단(11)의 출력데이터를 양자화시키는 양장화수단(12), 이 양자화수단(12)의 출력데이터와 상기 가산수단(11)의 출력데이터의 차를 산출하는 감산수단(13), 이 감산수단(13)의 출력데이터를 디지탈처리해서 상기 귀환데이터를 생성하는 필터회로(15)를 구비한 시그마ㆍ델타변조기에 있어서, 상기 가산수단(11)→감산수단(13)→필터회로(15)→가산수단(11)의 연산루프내의 1군데에서 n비트길이의 데이터라인중에서 MSB이외의 상위m비트를 제거한 (n-m)비트의 데이터를 취출하는 리미터회로(14)를 구비한 것을 특징으로 하는 디지탈 시그마ㆍ델타변조기.
  2. 제1항에 있어서, 상기 리미터회로(14)는 입력측의 데이터라인중 MSB이외의 상위m비트를 제거한 (n-m)배트를 출력측의 데이터라인에 직접결선시켜 이루어진 것을 특징으로 하는 디지탈 시그마ㆍ델타변조기.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019910016176A 1990-09-20 1991-09-17 디지탈 시그마ㆍ델타변조기 KR960002934B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2248855A JP2753126B2 (ja) 1990-09-20 1990-09-20 ディジタル・シグマデルタ変調器
JP90-248855 1990-09-20

Publications (2)

Publication Number Publication Date
KR920007362A true KR920007362A (ko) 1992-04-28
KR960002934B1 KR960002934B1 (ko) 1996-02-28

Family

ID=17184429

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910016176A KR960002934B1 (ko) 1990-09-20 1991-09-17 디지탈 시그마ㆍ델타변조기

Country Status (5)

Country Link
US (1) US5202685A (ko)
EP (1) EP0476615B1 (ko)
JP (1) JP2753126B2 (ko)
KR (1) KR960002934B1 (ko)
DE (1) DE69116046T2 (ko)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5057840A (en) * 1990-12-26 1991-10-15 Motorola, Inc. Σ-Δmodulator for digital-to-analog converter
US5537440A (en) * 1994-01-07 1996-07-16 Motorola, Inc. Efficient transcoding device and method
US5742246A (en) * 1996-03-22 1998-04-21 National Science Council Stabilizing mechanism for sigma-delta modulator
US5870146A (en) * 1997-01-21 1999-02-09 Multilink, Incorporated Device and method for digital video transcoding
US7046098B2 (en) * 2001-11-27 2006-05-16 Texas Instruments Incorporated All-digital frequency synthesis with capacitive re-introduction of dithered tuning information
US6956513B1 (en) * 2004-10-22 2005-10-18 Broadcom Corporation Error feedback structure for delta-sigma modulators with improved stability
JP2010263483A (ja) * 2009-05-08 2010-11-18 Sony Corp Δς変調器

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3021012C2 (de) * 1980-06-03 1985-08-22 ANT Nachrichtentechnik GmbH, 7150 Backnang Verallgemeinertes interpolativers Verfahren zur Digital-Analog-Umsetzung von PCM Signalen
NL8600862A (nl) * 1986-04-04 1987-11-02 Philips Nv Kodeerinrichting.
JP2678357B2 (ja) * 1987-08-13 1997-11-17 株式会社河合楽器製作所 電子楽器

Also Published As

Publication number Publication date
JPH04129334A (ja) 1992-04-30
EP0476615A1 (en) 1992-03-25
DE69116046D1 (de) 1996-02-15
US5202685A (en) 1993-04-13
JP2753126B2 (ja) 1998-05-18
DE69116046T2 (de) 1996-05-30
KR960002934B1 (ko) 1996-02-28
EP0476615B1 (en) 1996-01-03

Similar Documents

Publication Publication Date Title
KR880004657A (ko) 비트 전송 속도 감소 방법 및 그 회로 장치
KR920007336A (ko) 디지탈 회로
KR870010696A (ko) 엔코딩 장치 및 이를 구비한 아나로그-디지탈 및 디지탈-아나로그 변환기
KR930020844A (ko) 다채널 디지탈 시그마 델타변조기
KR920011272A (ko) 가변길이 부호화장치
KR920007362A (ko) 디지탈 시그마ㆍ델타변조기
KR880001114A (ko) 오프셋 자동 보정 a/d 변환회로
KR880008521A (ko) 디지탈 회로장치
DE69936000D1 (de) Präzisionsverbesserung durch einsatz von transformationskoeffizientbitebenen
KR910003504A (ko) 디지탈 신호 처리 회로
KR920006843A (ko) 반도체 연산장치
HUP9902002A2 (hu) Berendezés m-bites adatszósorozat modulált jellé való átalakítására
JPS6320053B2 (ko)
KR850003641A (ko) 샘플신호의 절사오차의 보상방법 및 장치
KR910002141A (ko) 노이즈 세이핑형 재 양자화 회로
KR910005690A (ko) 화상 데이타의 부호화 장치
JPS6057774B2 (ja) 論理演算型ディジタル圧伸器
KR860008550A (ko) 음정복원장치
TW487854B (en) Data file processing method
Trincǎ Meta-EAH: an adaptive encoder based on adaptive codes. Moving between adaptive mechanisms
KR890000956A (ko) 롬과 아날로그 디지틀 변환기를 사용한 십진표시장치
KR880006872A (ko) 전화기용 화상 송신 시스템
KR930014490A (ko) Ac계수의 구간별 변환 방법
KR890001282A (ko) 디지탈 디더 부가회로
JPH0311716B2 (ko)

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20030130

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee