KR920003670A - D/a 변환기 - Google Patents

D/a 변환기 Download PDF

Info

Publication number
KR920003670A
KR920003670A KR1019910011649A KR910011649A KR920003670A KR 920003670 A KR920003670 A KR 920003670A KR 1019910011649 A KR1019910011649 A KR 1019910011649A KR 910011649 A KR910011649 A KR 910011649A KR 920003670 A KR920003670 A KR 920003670A
Authority
KR
South Korea
Prior art keywords
bias
resistor
fet
output terminal
terminal
Prior art date
Application number
KR1019910011649A
Other languages
English (en)
Other versions
KR100209098B1 (ko
Inventor
나오끼 구마자와
노리유끼 후꾸시마
Original Assignee
오가 노리오
소니 가부시기가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 오가 노리오, 소니 가부시기가이샤 filed Critical 오가 노리오
Publication of KR920003670A publication Critical patent/KR920003670A/ko
Application granted granted Critical
Publication of KR100209098B1 publication Critical patent/KR100209098B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66—Digital/analogue converters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/0602—Continuously compensating for, or preventing, undesired influence of physical parameters of deviations from the desired transfer characteristic
    • H03M1/0604—Continuously compensating for, or preventing, undesired influence of physical parameters of deviations from the desired transfer characteristic at one point, i.e. by adjusting a single reference value, e.g. bias or gain error
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66—Digital/analogue converters
    • H03M1/68—Digital/analogue converters with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits
    • H03M1/687—Segmented, i.e. the more significant bit converter being of the unary decoded type and the less significant bit converter being of the binary weighted type
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66—Digital/analogue converters
    • H03M1/74—Simultaneous conversion
    • H03M1/742—Simultaneous conversion using current sources as quantisation value generators
    • H03M1/745—Simultaneous conversion using current sources as quantisation value generators with weighted currents
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66—Digital/analogue converters
    • H03M1/74—Simultaneous conversion
    • H03M1/742—Simultaneous conversion using current sources as quantisation value generators
    • H03M1/747—Simultaneous conversion using current sources as quantisation value generators with equal currents which are switched by unary decoded digital signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

내용 없음

Description

D/A변환기
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본원 발명의 D/A변환기을 기본구성을 도시한 회로도,
제2도는 본원 발명의 설명에 사용되는 변환특성도,
제3도는 본원 발명의 D/A변환기의 일실시예를 도시한 회로도.

Claims (2)

  1. 바이어스요 FET의 드레인 · 소스간 및 바이어스용 저항기를 전원단자와 기준전위점과의 사이에 직열 접속한 직열회로 및 동상(同相)입력단자에 기준전압이 공급되는 동시에 역상(逆相)입력단자가 상기 바이어스용 FET의 소스와 상기 바이어스용 저항기의 접속점에 접속되고, 출력단자가 상기 바이어스용 FET의 게이트에 접속된 부귀환(負歸還)증폭기로 이로어지는 바이어스회로와, 상기 바이어스회로의 바이어스용 FET의 전류치와 대략 같은 전류치를 가지는 복수의 정전류원용 FET 및 상기 복수의 정전류원용 FET의 전류를 디지탈입력신호에 따라 선택적으로 출력단자에 공급하는 복수의 전류스위치로 이루어지는 D/A변환부를 구비한 것을 특징으로 하는 D/A변환기.
  2. 제1항에 있어서, 상기 출력단자에 출력저항기를 접속하여 양단에 D/A 변환된 출력전압을 발생시키는 동시에, 상기 디지탈입력신호의 비트수를 n으로 하면 상기 바이어스용 저항기의 저항치를 상기 출력저항기의 저항치의 (2n-1)배로 설정하고, 상기 출력단자의 플스케일전압을 상기 기준전압과 대략 같게 한 것을 특징으로 하는 D/A 변환기.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019910011649A 1990-07-11 1991-07-10 D/a 변환기 KR100209098B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP90-181653 1990-07-11
JP2181653A JPH0470215A (ja) 1990-07-11 1990-07-11 Ｄ／ａ変換器

Publications (2)

Publication Number Publication Date
KR920003670A true KR920003670A (ko) 1992-02-29
KR100209098B1 KR100209098B1 (ko) 1999-07-15

Family

ID=16104509

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910011649A KR100209098B1 (ko) 1990-07-11 1991-07-10 D/a 변환기

Country Status (5)

Country Link
US (1) US5218364A (ko)
EP (1) EP0466145B1 (ko)
JP (1) JPH0470215A (ko)
KR (1) KR100209098B1 (ko)
DE (1) DE69124016T2 (ko)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5570090A (en) * 1994-05-23 1996-10-29 Analog Devices, Incorporated DAC with digitally-programmable gain and sync level generation
US5631647A (en) * 1994-10-12 1997-05-20 United Microelectronics Corporation Analog multiplying type of digital/analog converter circuit
EP0823734A1 (en) 1996-07-23 1998-02-11 DORNIER GmbH Josephson junction array device, and manufacture thereof
KR100480562B1 (ko) * 1996-12-23 2005-05-16 삼성전자주식회사 디지탈-아날로그변환장치의풀스케일전류조정회로
JPH10256915A (ja) * 1997-03-11 1998-09-25 Mitsubishi Electric Corp ディジタル／アナログ変換回路
DE10006507C2 (de) * 2000-02-15 2002-07-18 Infineon Technologies Ag Kalibrierbarer Digital-/Analogwandler
US6538394B2 (en) * 2001-03-30 2003-03-25 Maxim Integrated Products, Inc. Current source methods and apparatus for light emitting diodes
US7019585B1 (en) 2003-03-25 2006-03-28 Cypress Semiconductor Corporation Method and circuit for adjusting a reference voltage signal
JP4386113B2 (ja) 2007-08-03 2009-12-16 ソニー株式会社 参照電圧回路および撮像回路
IT1393680B1 (it) * 2009-03-31 2012-05-08 St Microelectronics Srl Dispositivo di pilotaggio a corrente costante con migliorata accuratezza
JP2011053957A (ja) * 2009-09-02 2011-03-17 Toshiba Corp 参照電流生成回路
US9306588B2 (en) * 2014-04-14 2016-04-05 Cirrus Logic, Inc. Switchable secondary playback path
US10073167B2 (en) 2015-05-22 2018-09-11 Texas Instruments Incorporated High speed illumination driver for TOF applications
US10250139B2 (en) * 2016-03-31 2019-04-02 Micron Technology, Inc. Apparatuses and methods for a load current control circuit for a source follower voltage regulator

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1266886A (ko) * 1968-10-03 1972-03-15
US3651517A (en) * 1970-07-13 1972-03-21 Information Int Inc Digital-to-analog converter with isolated current sources
USRE29619E (en) * 1972-01-24 1978-04-25 Analog Devices, Incorporated Constant-current digital-to-analog converter
US3978473A (en) * 1973-05-01 1976-08-31 Analog Devices, Inc. Integrated-circuit digital-to-analog converter
DE2914108C2 (de) * 1979-04-07 1984-03-08 Deutsche Itt Industries Gmbh, 7800 Freiburg Monolithisch integrierte Schaltungsanordnung für einen Digital-Analog-Wandler
JPS5658784A (en) * 1979-10-16 1981-05-21 Nec Corp Output circuit
EP0070086B1 (en) * 1981-05-07 1989-08-09 Cambridge Consultants Limited Digital-to-analogue converter which can be calibrated automatically
US4701694A (en) * 1986-09-08 1987-10-20 Tektronix, Inc. Digitally selectable, multiple current source proportional to a reference current
JPH0810832B2 (ja) * 1987-03-04 1996-01-31 株式会社東芝 デイジタル―アナログ変換器
JPH01277027A (ja) * 1988-04-28 1989-11-07 Toshiba Corp デジタル・アナログ変換回路

Also Published As

Publication number Publication date
EP0466145A2 (en) 1992-01-15
DE69124016D1 (de) 1997-02-20
JPH0470215A (ja) 1992-03-05
US5218364A (en) 1993-06-08
DE69124016T2 (de) 1997-07-17
KR100209098B1 (ko) 1999-07-15
EP0466145A3 (en) 1993-07-14
EP0466145B1 (en) 1997-01-08

Similar Documents

Publication Publication Date Title
KR870008435A (ko) 상호콘덕턴스 증폭기
KR920020847A (ko) 샘플밴드-갭 전압 기준 회로
KR920003670A (ko) D/a 변환기
KR920020820A (ko) 참조 전류 발생 회로
KR940015786A (ko) 낮은 공급 전압에서 동작가능한 아날로그 곱셈기
KR920019086A (ko) 선정된 온도 계수를 가진 기준 전류를 공급하는 기준 회로
KR970024619A (ko) 비교기의 입력 바이어스전류가 보상된 아날로그 디지탈 변환기
KR910015108A (ko) 대수증폭회로
KR850700191A (ko) 제곱회로
KR880011996A (ko) 차동증폭기
KR870009478A (ko) 입력회로
KR950034156A (ko) 온도 검출 회로
KR870001504A (ko) 전류미터회로
KR960027254A (ko) 선형성이 양호한 오퍼레이션널 트랜스콘덕턴스 증폭기
KR860009555A (ko) 저전압 디지탈 투 아날로그 변환기용 입력레벨 시프트 회로
KR850006988A (ko) 푸시-풀 증폭기
KR880005743A (ko) 비교기
KR890003112A (ko) 정전압 회로
KR920015695A (ko) 스위칭 브릿지 증폭기
KR910021007A (ko) 증폭기
KR900702642A (ko) 광대역 증폭기
KR970077970A (ko) 차동 증폭기
KR920003629A (ko) 바이어스 전압발생회로 및 연산증폭기
KR900002547A (ko) 대수 증폭회로
SU809488A2 (ru) Мостовой усилитель мощности

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20110412

Year of fee payment: 13

EXPY Expiration of term