KR910001533B1 - 휴즈회로와 그내의 휴즈상태 검출회로를 갖는 반도체장치 - Google Patents

휴즈회로와 그내의 휴즈상태 검출회로를 갖는 반도체장치 Download PDF

Info

Publication number
KR910001533B1
KR910001533B1 KR1019870005819A KR870005819A KR910001533B1 KR 910001533 B1 KR910001533 B1 KR 910001533B1 KR 1019870005819 A KR1019870005819 A KR 1019870005819A KR 870005819 A KR870005819 A KR 870005819A KR 910001533 B1 KR910001533 B1 KR 910001533B1
Authority
KR
South Korea
Prior art keywords
fuse
circuit
fuses
memory
test signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
KR1019870005819A
Other languages
English (en)
Korean (ko)
Other versions
KR880000974A (ko
Inventor
다까오 아까오기
히로미 가와시마
Original Assignee
후지쓰 가부시끼가이샤
야마모도 다꾸마
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 후지쓰 가부시끼가이샤, 야마모도 다꾸마 filed Critical 후지쓰 가부시끼가이샤
Publication of KR880000974A publication Critical patent/KR880000974A/ko
Application granted granted Critical
Publication of KR910001533B1 publication Critical patent/KR910001533B1/ko
Expired legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/785—Masking faults in memories by using spares or by reconfiguring using programmable devices with redundancy programming schemes
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
    • G11C17/16—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM using electrically-fusible links
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
    • G11C17/18—Auxiliary circuits, e.g. for writing into memory
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/835—Masking faults in memories by using spares or by reconfiguring using programmable devices with roll call arrangements for redundant substitutions

Landscapes

  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Semiconductor Integrated Circuits (AREA)
KR1019870005819A 1986-06-11 1987-06-09 휴즈회로와 그내의 휴즈상태 검출회로를 갖는 반도체장치 Expired KR910001533B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP133782 1981-08-25
JP61133782A JPS62291799A (ja) 1986-06-11 1986-06-11 半導体記憶装置
JP61-133782 1986-06-11

Publications (2)

Publication Number Publication Date
KR880000974A KR880000974A (ko) 1988-03-30
KR910001533B1 true KR910001533B1 (ko) 1991-03-15

Family

ID=15112867

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019870005819A Expired KR910001533B1 (ko) 1986-06-11 1987-06-09 휴즈회로와 그내의 휴즈상태 검출회로를 갖는 반도체장치

Country Status (5)

Country Link
US (1) US4773046A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP (1) EP0252325B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS62291799A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
KR (1) KR910001533B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE3775639D1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100921831B1 (ko) * 2007-12-27 2009-10-16 주식회사 하이닉스반도체 반도체 메모리 장치의 퓨즈 모니터링 회로
KR100921830B1 (ko) * 2007-12-27 2009-10-16 주식회사 하이닉스반도체 반도체 메모리 장치의 퓨즈 모니터링 회로

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2633420B1 (fr) * 1988-06-28 1992-02-21 Schlumberger Ind Sa Support d'informations et systeme de gestion de tels supports
JPH0793037B2 (ja) * 1988-11-21 1995-10-09 三菱電機株式会社 半導体記憶装置
JPH081755B2 (ja) * 1989-06-26 1996-01-10 日本電気株式会社 置換アドレス判定回路
US5032708A (en) * 1989-08-10 1991-07-16 International Business Machines Corp. Write-once-read-once batteryless authentication token
FR2660795B1 (fr) * 1990-04-10 1994-01-07 Sgs Thomson Microelectronics Sa Circuit de detection de fusible.
JP2960752B2 (ja) * 1990-06-07 1999-10-12 シャープ株式会社 半導体記憶装置
KR940008213B1 (ko) * 1991-12-31 1994-09-08 현대전자산업 주식회사 컬럼 리페어의 입출력 선택회로
US5539402A (en) * 1992-08-03 1996-07-23 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration System for memorizing maximum values
US5422850A (en) * 1993-07-12 1995-06-06 Texas Instruments Incorporated Semiconductor memory device and defective memory cell repair circuit
JPH0793172A (ja) * 1993-09-24 1995-04-07 Nec Corp 冗長ブロック切り替え回路
US5404049A (en) * 1993-11-02 1995-04-04 International Business Machines Corporation Fuse blow circuit
US6188239B1 (en) * 1996-08-12 2001-02-13 Micron Technology, Inc. Semiconductor programmable test arrangement such as an antifuse to ID circuit having common access switches and/or common programming switches
DE19755384C2 (de) * 1997-12-12 2000-05-04 Siemens Ag System zum Trimmen elektronischer Bauelemente oder Sensoren
KR100287541B1 (ko) 1998-05-29 2001-04-16 윤종용 반도체 메모리 장치의 리던던시 디코더 인에이블회로
JP2002109900A (ja) 2000-09-28 2002-04-12 Mitsubishi Electric Corp 半導体装置、および半導体記憶装置のテスト方法
US6373771B1 (en) 2001-01-17 2002-04-16 International Business Machines Corporation Integrated fuse latch and shift register for efficient programming and fuse readout
US6903986B2 (en) * 2002-05-08 2005-06-07 Semtech Corporation Method and apparatus for improving the reliability of the reading of integrated circuit fuses
DE10319273B4 (de) 2003-04-29 2008-11-06 Infineon Technologies Ag Verfahren und Vorrichtung zum Bewerten und Nachprogrammieren von einmal programmierbaren Zellen
WO2005015567A1 (de) * 2003-07-29 2005-02-17 Infineon Technologies Ag Nichtflüchtiges speicherelement mit erhöhter datensicherheit
US7289382B2 (en) * 2003-12-23 2007-10-30 Intel Corporation Rewritable fuse memory
JP2007172720A (ja) * 2005-12-21 2007-07-05 Nec Electronics Corp 半導体装置、半導体記憶装置、制御信号生成方法、及び救済方法
US7514982B2 (en) 2006-08-31 2009-04-07 Micron Technology, Inc. Methods, devices and systems for sensing the state of fuse devices

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59117798A (ja) * 1982-12-24 1984-07-07 Mitsubishi Electric Corp 半導体メモリ装置
JPS60103594A (ja) * 1983-11-10 1985-06-07 Fujitsu Ltd 情報記憶回路
JPS6134799A (ja) * 1984-07-26 1986-02-19 Fujitsu Ltd 半導体集積回路装置
JPS61123100A (ja) * 1984-11-20 1986-06-10 Fujitsu Ltd 半導体記憶装置
US4734885A (en) * 1985-10-17 1988-03-29 Harris Corporation Programming arrangement for programmable devices

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100921831B1 (ko) * 2007-12-27 2009-10-16 주식회사 하이닉스반도체 반도체 메모리 장치의 퓨즈 모니터링 회로
KR100921830B1 (ko) * 2007-12-27 2009-10-16 주식회사 하이닉스반도체 반도체 메모리 장치의 퓨즈 모니터링 회로
US7826296B2 (en) 2007-12-27 2010-11-02 Hynix Semiconductor Inc. Fuse monitoring circuit for semiconductor memory device
US7924646B2 (en) 2007-12-27 2011-04-12 Hynix Semiconductor Inc. Fuse monitoring circuit for semiconductor memory device

Also Published As

Publication number Publication date
EP0252325A3 (en) 1990-01-31
JPS62291799A (ja) 1987-12-18
US4773046A (en) 1988-09-20
EP0252325B1 (en) 1992-01-02
DE3775639D1 (de) 1992-02-13
KR880000974A (ko) 1988-03-30
JPH054760B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1993-01-20
EP0252325A2 (en) 1988-01-13

Similar Documents

Publication Publication Date Title
KR910001533B1 (ko) 휴즈회로와 그내의 휴즈상태 검출회로를 갖는 반도체장치
KR100591026B1 (ko) 퓨즈 검출 회로를 갖는 집적 회로 메모리
US4935899A (en) Semiconductor memory device with redundant memory cells
JP2888034B2 (ja) 半導体メモリ装置
JP3749789B2 (ja) 半導体記憶装置
US6449207B2 (en) Voltage independent fuse circuit and method
US5140597A (en) Semiconductor memory device having mask rom structure
EP0549193A2 (en) Nonvolatile semiconductor memory device with redundancy
US5485424A (en) Semiconductor memory and redundant-address writing method
US5388076A (en) Semiconductor memory device
US20080252361A1 (en) Electrical fuses with redundancy
US5113371A (en) Semiconductor memory apparatus with a spare memory cell array
KR900006160B1 (ko) 반도체 기억 장치
US5555522A (en) Semiconductor memory having redundant cells
JPH0135440B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
KR100426909B1 (ko) 반도체 장치
EP0121394A2 (en) Static semiconductor memory device incorporating redundancy memory cells
US4794568A (en) Redundancy circuit for use in a semiconductor memory device
EP0163580B1 (en) Semiconductor integrated circuit with redundant circuit replacement
EP0419760B1 (en) Zero standby power, radiation hardened, memory redundancy circuit
US6731550B2 (en) Redundancy circuit and method for semiconductor memory devices
US5058070A (en) High speed memory with row redundancy
JP4115045B2 (ja) 半導体記憶装置
JPH10334692A (ja) 集積回路メモリのための、冗長ヒューズを備えたマトリクス装置
JPS62290000A (ja) 補修されたメモリ素子を検出する方法、メモリ素子および補修検出回路

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

St.27 status event code: A-2-2-Q10-Q13-nap-PG1605

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 19940316

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 19940316

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000