KR910001327B1 - Cmos 입 출력회로 - Google Patents

Cmos 입 출력회로 Download PDF

Info

Publication number
KR910001327B1
KR910001327B1 KR1019850003675A KR850003675A KR910001327B1 KR 910001327 B1 KR910001327 B1 KR 910001327B1 KR 1019850003675 A KR1019850003675 A KR 1019850003675A KR 850003675 A KR850003675 A KR 850003675A KR 910001327 B1 KR910001327 B1 KR 910001327B1
Authority
KR
South Korea
Prior art keywords
input
output
circuit
cmos
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
KR1019850003675A
Other languages
English (en)
Korean (ko)
Other versions
KR850008017A (ko
Inventor
히로시 요꼬우찌
가즈히꼬 미야자끼
Original Assignee
오끼뎅끼 고오교요 가부시끼가이샤
하시모도 나미오
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=14485697&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=KR910001327(B1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by 오끼뎅끼 고오교요 가부시끼가이샤, 하시모도 나미오 filed Critical 오끼뎅끼 고오교요 가부시끼가이샤
Publication of KR850008017A publication Critical patent/KR850008017A/ko
Application granted granted Critical
Publication of KR910001327B1 publication Critical patent/KR910001327B1/ko
Expired legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • G06F13/4072—Drivers or receivers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/01—Shaping pulses
    • H03K5/02—Shaping pulses by amplifying
    • H03K5/026—Shaping pulses by amplifying with a bidirectional operation
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Computer Hardware Design (AREA)
  • Logic Circuits (AREA)
  • Microcomputers (AREA)
KR1019850003675A 1984-05-30 1985-05-28 Cmos 입 출력회로 Expired KR910001327B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP59108475A JPS60252979A (ja) 1984-05-30 1984-05-30 Ｃｍｏｓ入出力回路
JP59-108475 1984-05-30

Publications (2)

Publication Number Publication Date
KR850008017A KR850008017A (ko) 1985-12-11
KR910001327B1 true KR910001327B1 (ko) 1991-03-04

Family

ID=14485697

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019850003675A Expired KR910001327B1 (ko) 1984-05-30 1985-05-28 Cmos 입 출력회로

Country Status (5)

Country Link
US (1) US4680491A (enExample)
EP (1) EP0163305B1 (enExample)
JP (1) JPS60252979A (enExample)
KR (1) KR910001327B1 (enExample)
DE (1) DE3583537D1 (enExample)

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61208251A (ja) * 1985-03-12 1986-09-16 Matsushita Electronics Corp 集積回路装置
JPS62197856A (ja) * 1986-02-25 1987-09-01 Matsushita Electric Ind Co Ltd マイクロコンピユ−タ
FR2609831B1 (fr) * 1987-01-16 1989-03-31 Thomson Semiconducteurs Circuit de lecture pour memoire
US4804864A (en) * 1987-03-09 1989-02-14 Rockwell International Corporation Multiphase CMOS toggle flip-flop
US4829515A (en) * 1987-05-01 1989-05-09 Digital Equipment Corporation High performance low pin count bus interface
US4774422A (en) * 1987-05-01 1988-09-27 Digital Equipment Corporation High speed low pin count bus interface
JPH01100656A (ja) * 1987-10-13 1989-04-18 Nec Corp マイクロコンピュータの出力回路
US4835418A (en) * 1987-11-17 1989-05-30 Xilinx, Inc. Three-state bidirectional buffer
US4908796A (en) * 1988-05-24 1990-03-13 Dallas Semiconductor Corporation Registered outputs for a memory device
US4987319A (en) * 1988-09-08 1991-01-22 Kawasaki Steel Corporation Programmable input/output circuit and programmable logic device
US4982115A (en) * 1989-02-02 1991-01-01 Rockwell International Corporation Digital signal direction detection circuit
JPH0821846B2 (ja) * 1989-02-03 1996-03-04 日本電気株式会社 ワイアード信号ドライブ回路
EP0420203A3 (en) * 1989-09-29 1991-06-19 Siemens Aktiengesellschaft Circuit for controlling a bidirectional bus drive
US5105105A (en) * 1990-03-21 1992-04-14 Thunderbird Technologies, Inc. High speed logic and memory family using ring segment buffer
US5030853A (en) * 1990-03-21 1991-07-09 Thunderbird Technologies, Inc. High speed logic and memory family using ring segment buffer
US5043606A (en) * 1990-03-30 1991-08-27 Seagate Technology, Inc. Apparatus and method for programmably controlling the polarity of an I/O signal of a magnetic disk drive
JP2604276B2 (ja) * 1990-11-20 1997-04-30 三菱電機株式会社 半導体記憶装置
JPH05233840A (ja) * 1991-08-23 1993-09-10 Oki Electric Ind Co Ltd 半導体装置
EP0574177B2 (en) * 1992-06-12 2003-08-20 Texas Instruments Incorporated Method and apparatus for changing processor clock rate
US5602496A (en) * 1992-06-17 1997-02-11 Advanced Micro Devices, Inc. Input buffer circuit including an input level translator with sleep function
US5424589A (en) * 1993-02-12 1995-06-13 The Board Of Trustees Of The Leland Stanford Junior University Electrically programmable inter-chip interconnect architecture
US5324996A (en) * 1993-02-16 1994-06-28 Ast Research, Inc. Floating fault tolerant input buffer circuit
US5373470A (en) * 1993-03-26 1994-12-13 United Memories, Inc. Method and circuit for configuring I/O devices
JP3406444B2 (ja) * 1995-01-10 2003-05-12 富士通株式会社 データ転送システムのバス制御装置
US5517135A (en) * 1995-07-26 1996-05-14 Xilinx, Inc. Bidirectional tristate buffer with default input
CA2192426C (en) * 1996-01-03 2000-08-01 Richard Ng Bidirectional voltage translator
FR2753586B1 (fr) * 1996-09-18 1998-11-20 Sgs Thomson Microelectronics Circuit tampon de sortie de signaux logiques
US6023174A (en) * 1997-07-11 2000-02-08 Vanguard International Semiconductor Corporation Adjustable, full CMOS input buffer for TTL, CMOS, or low swing input protocols
JPH11175502A (ja) * 1997-12-08 1999-07-02 Mitsubishi Electric Corp 半導体装置
DE19855372A1 (de) * 1998-12-01 2000-06-08 Bosch Gmbh Robert Vorrichtung zur bidirektionalen Signalübertragung
JP2000183719A (ja) * 1998-12-11 2000-06-30 Nec Corp 入力回路、出力回路及び入出力回路、並びに該入出力回路を備えた信号伝送システム
KR100465599B1 (ko) 2001-12-07 2005-01-13 주식회사 하이닉스반도체 데이타 출력 버퍼
US7230450B2 (en) * 2004-05-18 2007-06-12 Intel Corporation Programming semiconductor dies for pin map compatibility
US7577029B2 (en) * 2007-05-04 2009-08-18 Mosaid Technologies Incorporated Multi-level cell access buffer with dual function
US7795914B2 (en) * 2007-11-02 2010-09-14 International Business Machines Corporation Circuit design methodology to reduce leakage power
US10322309B2 (en) 2014-09-19 2019-06-18 Doree Feldman Weighted garment

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4063225A (en) * 1976-03-08 1977-12-13 Rca Corporation Memory cell and array
JPS6041364B2 (ja) * 1980-08-29 1985-09-17 富士通株式会社 出力バッファ回路
JPH11774A (ja) * 1997-06-10 1999-01-06 Ishikawajima Harima Heavy Ind Co Ltd レーザ・ウォータジェット複合切断方法及び装置

Also Published As

Publication number Publication date
EP0163305B1 (en) 1991-07-24
JPH0142013B2 (enExample) 1989-09-08
EP0163305A3 (en) 1988-05-18
EP0163305A2 (en) 1985-12-04
KR850008017A (ko) 1985-12-11
US4680491A (en) 1987-07-14
JPS60252979A (ja) 1985-12-13
DE3583537D1 (de) 1991-08-29

Similar Documents

Publication Publication Date Title
KR910001327B1 (ko) Cmos 입 출력회로
EP0072686B1 (en) A buffer circuit including inverter circuitry
EP0141681B1 (en) Test input multiplexing circuit
CA1258498A (en) Cmos programmable logic array
US4697107A (en) Four-state I/O control circuit
US5059835A (en) Cmos circuit with programmable input threshold
US4777623A (en) Semiconductor memory device having initialization transistor
EP0341740B1 (en) Complementary output circuit for logic circuit
US4980851A (en) Reduced power pipelined static data transfer apparatus
EP0219846B1 (en) Latch circuit tolerant of undefined control signals
US4465944A (en) Three state input circuits
US5051610A (en) SR latch circuit
US6484267B1 (en) Clock gated bus keeper
KR0170001B1 (ko) 레지스터 회로
EP0302764B1 (en) Circuit for comparing magnitudes of binary signals
US6150844A (en) High voltage tolerance output stage
JP2563570B2 (ja) セット・リセット式フリップフロップ回路
JPH08233914A (ja) マイクロコントローラのテスト回路
JPH05233840A (ja) 半導体装置
JPH05259879A (ja) 入出力バッファ
SU725235A1 (ru) Элемент с трем состо ни ми
KR880003607Y1 (ko) 직렬 및 병렬 제어 겸용 멀티플렉서 입력회로
SU1566410A1 (ru) Устройство считывани дл программируемой логической матрицы
JP2712432B2 (ja) 多数決論理回路
KR900008959Y1 (ko) 컴퓨터 주변장치의 입/출력 포트 전환회로

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19850528

PG1501 Laying open of application
A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19871019

Comment text: Request for Examination of Application

Patent event code: PA02011R01I

Patent event date: 19850528

Comment text: Patent Application

G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

Comment text: Decision on Publication of Application

Patent event code: PG16051S01I

Patent event date: 19910131

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19910515

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19910528

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19910528

End annual number: 3

Start annual number: 1

PR1001 Payment of annual fee

Payment date: 19940304

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 19950302

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 19960227

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 19970226

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 19980224

Start annual number: 8

End annual number: 8

PR1001 Payment of annual fee

Payment date: 19990220

Start annual number: 9

End annual number: 9

PR1001 Payment of annual fee

Payment date: 20000222

Start annual number: 10

End annual number: 10

PR1001 Payment of annual fee

Payment date: 20010222

Start annual number: 11

End annual number: 11

PR1001 Payment of annual fee

Payment date: 20020227

Start annual number: 12

End annual number: 12

PR1001 Payment of annual fee

Payment date: 20030221

Start annual number: 13

End annual number: 13

PR1001 Payment of annual fee

Payment date: 20040218

Start annual number: 14

End annual number: 14

FPAY Annual fee payment

Payment date: 20050225

Year of fee payment: 15

PR1001 Payment of annual fee

Payment date: 20050225

Start annual number: 15

End annual number: 15

EXPY Expiration of term
PC1801 Expiration of term