KR900002418A - 접속창 채움방법 - Google Patents

접속창 채움방법 Download PDF

Info

Publication number
KR900002418A
KR900002418A KR1019880009156A KR880009156A KR900002418A KR 900002418 A KR900002418 A KR 900002418A KR 1019880009156 A KR1019880009156 A KR 1019880009156A KR 880009156 A KR880009156 A KR 880009156A KR 900002418 A KR900002418 A KR 900002418A
Authority
KR
South Korea
Prior art keywords
layer
window
intermediate layer
metal
connection
Prior art date
Application number
KR1019880009156A
Other languages
English (en)
Other versions
KR910006744B1 (ko
Inventor
박한수
Original Assignee
강진구
삼성반도체통신 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 강진구, 삼성반도체통신 주식회사 filed Critical 강진구
Priority to KR1019880009156A priority Critical patent/KR910006744B1/ko
Priority to JP1107964A priority patent/JPH0247834A/ja
Publication of KR900002418A publication Critical patent/KR900002418A/ko
Application granted granted Critical
Publication of KR910006744B1 publication Critical patent/KR910006744B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76819—Smoothing of the dielectric
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31144—Etching the insulating layers by chemical or physical means using masks

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Drying Of Semiconductors (AREA)

Abstract

내용 없음.

Description

접속창 채움방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제2도는 본 발명에 따른 접속창을 형성하여 이를 채우는 공정의 단면도이다.

Claims (3)

  1. 다음 포토리지스트 및 리프트오프 공정을 이용하여 균일한 접속창의 형성과 자체정렬 접속창 채움과 금속 끊어짐 현상을 근본적으로 제거하는 접속창 채움 및 연결 방법에 있어서, 스텝이 형성된 부도체층위에 평탄화층 및 중간층을 형성하는 공정과, 상기 중간층위에 포토리지스트층을 도포하여 접속창 패턴을 형성하는 공정과, 상기 접속창 패턴에 따라 상기 중간층과 상기 평탄화층을 식각해 내는 공정과, 상기 평탄화층과 상기 중간층과 상기 포토리지스트층을 마스크로 사용하여 상기 부도체층중 접속창 부분을 식각해 내는 공정과, 상기 포토리지스트층을 일정 두께만큼 제거하는 공정과, 일부 제거된 상기 포토리지스트층을 마스크로 사용해 상기 평탄화층을 언더컷한 후 상기 일부 제거된 포토리지스트층을 제거하는 공정과, 상기 접속창 및 상기 중간층위에 금속을 다중 도포하는 공정과, 상기 평탄화층과 상기 중간층과 상기 중간층위의 상기금속을 리프트오프 방법으로 제거하는 공정과, 상기 부도체층과 금속이 채워진 상기 접속창 위에 금속을 도포하여 상기 접속창과 도포된 상기 금속을 연결하는 공정으로 구성되는 접속창 채움 및 연결방법.
  2. 제1항에 있어서, 스텝이 형성된 부도체층 위에 상기 부도체층을 제거하기 전에 평탄화층 및 중간층을 형성함으로써 상기 중간층위에 균일한 마스크 패턴이 형성되며 균일한 접속창 패턴 및 접속창을 형성하게 되는, 접속창 채움 및 연결방법.
  3. 제1항에 있어서, 상기 포토리지스트층은 상기 중간층과 상기 평탄화층 및 상기 부도체층을 제거하는 공정동안 계속 존속시킴으로써 자체정렬 접속창 채움공정을 사용하게 되는 접속창 채움 및 연결방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019880009156A 1988-07-21 1988-07-21 접속창 채움방법 KR910006744B1 (ko)

Priority Applications (2)

Application Number Priority Date Filing Date Title
KR1019880009156A KR910006744B1 (ko) 1988-07-21 1988-07-21 접속창 채움방법
JP1107964A JPH0247834A (ja) 1988-07-21 1989-04-28 接続窓を充填して接続する方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019880009156A KR910006744B1 (ko) 1988-07-21 1988-07-21 접속창 채움방법

Publications (2)

Publication Number Publication Date
KR900002418A true KR900002418A (ko) 1990-02-28
KR910006744B1 KR910006744B1 (ko) 1991-09-02

Family

ID=19276284

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019880009156A KR910006744B1 (ko) 1988-07-21 1988-07-21 접속창 채움방법

Country Status (2)

Country Link
JP (1) JPH0247834A (ko)
KR (1) KR910006744B1 (ko)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS633437A (ja) * 1986-06-23 1988-01-08 Sony Corp 半導体装置の製造方法
EP0262719B1 (en) * 1986-09-30 1993-12-15 Koninklijke Philips Electronics N.V. Method for manufacturing a planar electrical interconnection utilizing isotropic deposition of conductive material

Also Published As

Publication number Publication date
JPH0247834A (ja) 1990-02-16
KR910006744B1 (ko) 1991-09-02

Similar Documents

Publication Publication Date Title
KR970023743A (ko) 반도체장치의 제조방법
KR890007387A (ko) 반도체 장치의 제조공정 및 전도성 레벨간의 상호 접속방법
KR970003483A (ko) 반도체 소자의 비아홀 형성방법
KR970003459A (ko) 반도체 소자의 비아홀의 형성방법
KR900002418A (ko) 접속창 채움방법
KR850007531A (ko) 방전표시장치의 제조방법
KR900002407A (ko) 반도체 소자 제조방법
KR890001168A (ko) 반도체 장치에서의 절연산화물 형성방법 및 그 방법에 따라 제조된 반도체 장치
KR970028758A (ko) 액정표시장치의 게이트전극 제조방법
KR900002401A (ko) 리프트오프공정을 사용한 접속창 채움방법
KR900002397A (ko) 반도체 제조를 위한 접속창 형성방법
KR890013794A (ko) 메스페트(mesfet)의 제조방법
KR940022645A (ko) 형광표시관의 제조방법
KR960026232A (ko) 텅스텐 플러그 형성방법
KR900005849A (ko) El표시소자의 투명전극 및 그 제조방법
KR940003565B1 (ko) 반도체 장치의 금속배선 형성방법
ATE135495T1 (de) Apparat und verfahren zur herstellung einer speicherzelle mit schwebendem gate und doppelter dielektrikumschicht
KR970016798A (ko) 포토 레지스트 패턴의 형성 방법
KR910008789A (ko) 금속층위의 감광제 제거방법
KR880007257A (ko) 의사 스테인드 그라스 장식물과 그 제조방법
KR900005552A (ko) 반도체장치의 접속창 형성방법
KR970052381A (ko) 반도체 소자의 금속층 형성 방법
KR950009948A (ko) 금속패턴 형성방법
KR910016091A (ko) 사이드월 제조방법
JPS56134733A (en) Production of semiconductor

Legal Events

Date Code Title Description
A201 Request for examination
N231 Notification of change of applicant
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20070903

Year of fee payment: 17

EXPY Expiration of term