KR880003425A - 수지 봉지형 반도체 장치 - Google Patents

수지 봉지형 반도체 장치 Download PDF

Info

Publication number
KR880003425A
KR880003425A KR1019860006436A KR860006436A KR880003425A KR 880003425 A KR880003425 A KR 880003425A KR 1019860006436 A KR1019860006436 A KR 1019860006436A KR 860006436 A KR860006436 A KR 860006436A KR 880003425 A KR880003425 A KR 880003425A
Authority
KR
South Korea
Prior art keywords
resin
semiconductor device
silicon film
semiconductor chip
sealed semiconductor
Prior art date
Application number
KR1019860006436A
Other languages
English (en)
Other versions
KR930010070B1 (ko
Inventor
가쓰도시 미네
가즈미 나까요시
Original Assignee
쇼하라 기요시
도오레 실리콘 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 쇼하라 기요시, 도오레 실리콘 가부시끼가이샤 filed Critical 쇼하라 기요시
Priority to KR1019860006436A priority Critical patent/KR930010070B1/ko
Publication of KR880003425A publication Critical patent/KR880003425A/ko
Application granted granted Critical
Publication of KR930010070B1 publication Critical patent/KR930010070B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85909Post-treatment of the connector or wire bonding area
    • H01L2224/8592Applying permanent coating, e.g. protective coating

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

내용 없음

Description

수지 봉지형 반도체 장치.
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 실시예에 의한 수지봉지형 반도체 장치의 단면도.
제2도는 제1도의 본딩패드 부근의 부분확대도.
제3도는 종래예에 의한 수지봉지형 반도체 장치의 단면도.

Claims (2)

  1. 반도체 칩상의 본딩패드와 리이드 프레임이 본딩와이어에 의하여 전기적으로 접속되며 이 반도체 칩의 표면이 경화 실리콘 막에 의하여 피복된 수지 봉지형 반도체 장치에 있어서, 전기 경화 실리콘 막은 전기본딩패드를 포함한 반도체 칩의 표면을 일체적으로 피복하는데 전기 본딩와이어에 대하여서는 실질적으로 피복하지 않게 엷게 형성되어 있음을 특징으로 한 수지봉지형 반도체 장치.
  2. 제1항에 있어서, 전기 경화 실리콘막은 10㎛ 이하의 두께일 것을 특징으로 한 수지봉지형 반도체 장치.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019860006436A 1986-08-04 1986-08-04 수지봉지형 반도체 장치 KR930010070B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019860006436A KR930010070B1 (ko) 1986-08-04 1986-08-04 수지봉지형 반도체 장치

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019860006436A KR930010070B1 (ko) 1986-08-04 1986-08-04 수지봉지형 반도체 장치

Publications (2)

Publication Number Publication Date
KR880003425A true KR880003425A (ko) 1988-05-17
KR930010070B1 KR930010070B1 (ko) 1993-10-14

Family

ID=19251534

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019860006436A KR930010070B1 (ko) 1986-08-04 1986-08-04 수지봉지형 반도체 장치

Country Status (1)

Country Link
KR (1) KR930010070B1 (ko)

Also Published As

Publication number Publication date
KR930010070B1 (ko) 1993-10-14

Similar Documents

Publication Publication Date Title
KR870008381A (ko) 반도체 장치
KR970060463A (ko) 수지밀봉형 반도체장치 및 그 제조방법
KR950009988A (ko) 수지봉지형 반도체장치
KR890007410A (ko) 반도체 장치
KR930006868A (ko) 반도체 패키지
KR910001956A (ko) 반도체장치
KR910007094A (ko) 수지밀봉형 반도체장치
KR920017217A (ko) 수지 봉지형 반도체 장치 및 그 제조 방법
KR920007155A (ko) 반도체 장치 및 그 제조 방법
KR880003425A (ko) 수지 봉지형 반도체 장치
KR960002775A (ko) 수지-봉합(resin-sealed) 반도체 소자
KR850002676A (ko) 집적회로 칩팩키지
KR910007117A (ko) 수지밀봉형 반도체장치
KR910001949A (ko) 무플래그 리드프레임, 피키지 및 방법
KR870009468A (ko) 반도체 장치
KR980006166A (ko) 내부리드에 홈이 형성된 리드 온 칩용 리드프레임 및 그를 이용한 반도체 칩패키지
KR970053649A (ko) 와이어리스 반도체 패키지
KR920001686A (ko) 2스텝 본딩을 이용한 패키지 구조
KR870000753A (ko) 수지봉합형 반도체장치
KR970024057A (ko) 고신뢰성의 반도체 칩 패키지
JPS6482640A (en) Semiconductor integrated circuit
KR930001398A (ko) 반도체 패키지
KR970024081A (ko) 리드프레임을 적용한 칩 스케일 패키지(chip scale package)
KR970023896A (ko) 다이 접착층이 없는 반도체 칩 패키지
KR950021289A (ko) 리드 온 칩(loc) 구조 반도체 장치

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20040811

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee