KR840006532A - 개량된 멀티프로세서 멀티시스템 통신 회로망 - Google Patents

개량된 멀티프로세서 멀티시스템 통신 회로망 Download PDF

Info

Publication number
KR840006532A
KR840006532A KR1019830005082A KR830005082A KR840006532A KR 840006532 A KR840006532 A KR 840006532A KR 1019830005082 A KR1019830005082 A KR 1019830005082A KR 830005082 A KR830005082 A KR 830005082A KR 840006532 A KR840006532 A KR 840006532A
Authority
KR
South Korea
Prior art keywords
node
processor
buffer memory
memory device
multiprocessor system
Prior art date
Application number
KR1019830005082A
Other languages
English (en)
Other versions
KR880002098B1 (ko
Inventor
코나드 알렌(외5) 제임스
Original Assignee
로버트 씨. 마샬
탄뎀 컴퓨터스 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US06/437,399 external-priority patent/US4667287A/en
Application filed by 로버트 씨. 마샬, 탄뎀 컴퓨터스 인코포레이티드 filed Critical 로버트 씨. 마샬
Publication of KR840006532A publication Critical patent/KR840006532A/ko
Application granted granted Critical
Publication of KR880002098B1 publication Critical patent/KR880002098B1/ko

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17337—Direct connection machines, e.g. completely connected computers, point to point communication networks

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • Multi Processors (AREA)
  • Communication Control (AREA)
  • Hardware Redundancy (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Computer And Data Communications (AREA)

Abstract

내용 없음

Description

개량된 멀티프로세서 멀티시스템 통신 회로망
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명에 사용하기에 적당한 형태의 멀티프로세서시(multiprocessor)스템을 도시한 도면.
제2도는 본 발명에 사용하기 위해 수정된, 제1도에 도시한 것과 같은 멀티프로세서 시스템을 도시한 도면.
제3도는 제2도에 도시한 것과 같은 링(ring)사용 멀티프로세서 시스템을 도시한 회로도.

Claims (2)

  1. 인터 프로세서 버스와 통신하는 다수의 프로세서를 포함하는 멀티프로세서 시스템에 접속된 인터페이스 장치를 포함하고 데이터 회선을 통해 용장 접속 그래프 형태로 서로 접속된 다수의 노오드 장치, 접속된 한 멀티프로세서 시스템과 상기 그래프내의 인접 노오드 장치로부터 상기 인터페이스 장치로 이송되고 발신될 회로망내의 프로세서를 나타내는 정보 패키드를 저장하기 위한 상기 인터페이스 장치내의 버퍼 메모리장치 및 상기 패키드를 지정한 프로세서를 포함한 한 멀티프로세서 시스템에 접속된 한 노오드로부터 지정된 한 프로세서로 및 인접 노오드들 사이로 상기 정보 패키드를 이송하기 위한 상기 인터페이스 장치내의 제어장치를 포함하는 것을 특징으로 하는 멀티프로세서 시스템 회로망.
  2. 인터프로세서 버스를 할당하는 다수의 프로세서를 포함한 멀티프로세서 시스템 회로망에 있어서, 데이터 회선에 의해 서로 접속되고 각각의 멀티프로세서 시스템이 최소한 한 노오드와 직접 통신하는 다수의 노오드, 다수의 기억 위치를 갖고 있고, 상기 기억 위치들이 상기 회로망내의 각각의 프로세서에 연결되도록 형성되어 있으며, 상기 회로망내의 모든 멀티프로세서 시스템내의 각각의 프로세서로 이송될 정보를 저장하기 위한 각각의 노오드내의 버퍼 메모리 장치, 한 멀티프로세서 시스템의 인터프로세서 버스에 접속되고 상기 한 멀티프로세서 시스템내의 각각의 프로세서와 상기 각각의 프로세서에 연결된 상기 버퍼메모리 장치내의 한 기억 위치 사이로 정보를 이송하기 위해 상기 버퍼 메모리장치와 통신하는 각각의 노오드내의 제1 인터페이스 장치 기상 버퍼 메모리 장치와 통신하고, 인접 노오드 내의 동일한 프로세서에 연결된 상기 버퍼 메모리 장치내의 상기 기억 위치 내외로 정보를 이송하기 위해 한 데이터 회선에 접속된 각각의 노오드 내의 최소한 1개의 제2 인터페이스 장치, 노오드 내의 버퍼 메모리 장치내의 한 기억 위치와, 상기 제1 인터페이스 장치를 통해 인접 노오드에 이 노오드를 접속하는 한 데이터 회선사이로 정보를 이송하기 위한 각각의 노오드내의 제어 장치 및 노오드내의 버퍼 메모리 장치내의 상기 기억 위치와 상기 제2 인터페이스 장치를 통해 연결된 각각의 프로세서 사이로 정보를 이송하기 위한 각각의 노오드내의 제어장치를 포함하는 것을 특징으로 하는 멀티프로세서 시스템 회로망.
    ※참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019830005082A 1982-10-28 1983-10-27 개량된 멀티프로세서 멀티시스템 통신 회로망 KR880002098B1 (ko)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US437,399 1982-10-28
US437399 1982-10-28
US06/437,399 US4667287A (en) 1982-10-28 1982-10-28 Multiprocessor multisystem communications network
US542,187 1983-10-14
US06/542,187 US4663706A (en) 1982-10-28 1983-10-14 Multiprocessor multisystem communications network

Publications (2)

Publication Number Publication Date
KR840006532A true KR840006532A (ko) 1984-11-30
KR880002098B1 KR880002098B1 (ko) 1988-10-15

Family

ID=27031305

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019830005082A KR880002098B1 (ko) 1982-10-28 1983-10-27 개량된 멀티프로세서 멀티시스템 통신 회로망

Country Status (13)

Country Link
US (1) US4663706A (ko)
EP (1) EP0110569B1 (ko)
KR (1) KR880002098B1 (ko)
AU (1) AU560977B2 (ko)
BR (1) BR8305967A (ko)
CA (1) CA1210872A (ko)
DE (1) DE3380574D1 (ko)
DK (1) DK167416B1 (ko)
FI (1) FI80975C (ko)
GB (1) GB2133188B (ko)
IL (1) IL70074A (ko)
MX (1) MX159163A (ko)
NO (1) NO167341C (ko)

Families Citing this family (151)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1221464A (en) * 1983-12-26 1987-05-05 Hidehiko Nishida Data processor system having improved data throughput of multiprocessor system
JPH0642237B2 (ja) * 1983-12-28 1994-06-01 株式会社日立製作所 並列処理装置
DE3584489D1 (de) * 1984-08-16 1991-11-28 Sharp Kk Informationsprozessor.
US4816993A (en) * 1984-12-24 1989-03-28 Hitachi, Ltd. Parallel processing computer including interconnected operation units
GB2174519B (en) * 1984-12-26 1988-09-01 Vmei Lenin Nis Multiprocessor system
JP2781550B2 (ja) * 1985-05-10 1998-07-30 株式会社日立製作所 並列処理計算機
FR2583943A1 (fr) * 1985-06-20 1986-12-26 Trouvin Cabinet Sa Reseau de transmission d'information entre materiels informatiques
US5228127A (en) * 1985-06-24 1993-07-13 Fujitsu Limited Clustered multiprocessor system with global controller connected to each cluster memory control unit for directing order from processor to different cluster processors
JPH07104837B2 (ja) * 1987-11-25 1995-11-13 富士通株式会社 プロセッサの制御方法
JPS6258744A (ja) * 1985-09-09 1987-03-14 Fujitsu Ltd ポ−リング方式
US4744023A (en) * 1985-12-16 1988-05-10 American Telephone And Telegraph Company, At&T Information Systems Processor access control arrangement in a multiprocessor system
JPH0740252B2 (ja) * 1986-03-08 1995-05-01 株式会社日立製作所 マルチプロセツサシステム
US4789927A (en) * 1986-04-07 1988-12-06 Silicon Graphics, Inc. Interleaved pipeline parallel processing architecture
US4896261A (en) * 1986-11-24 1990-01-23 Motorola Inc. System for scheduling serial message transmission on a bus which is adoptable for rescheduling prioritized messages using a doubly-linked list
EP0286240B1 (en) * 1987-03-11 1996-06-05 Toyo Communication Equipment Co.,Ltd. Computer system
US4887076A (en) * 1987-10-16 1989-12-12 Digital Equipment Corporation Computer interconnect coupler for clusters of data processing devices
US4845722A (en) * 1987-10-16 1989-07-04 Digital Equipment Corporation Computer interconnect coupler employing crossbar switching
GB8814629D0 (en) * 1987-11-12 1988-07-27 Ibm Direct control facility for multiprocessor network
CA1320003C (en) * 1987-12-22 1993-07-06 Steven J. Frank Interconnection system for multiprocessor structure
KR900701112A (ko) * 1988-02-29 1990-08-17 기따다 데쯔야 직렬제어장치 및 그 제어방법
US5377327A (en) * 1988-04-22 1994-12-27 Digital Equipment Corporation Congestion avoidance scheme for computer networks
GB2223867A (en) * 1988-09-09 1990-04-18 Univ City Multiprocessor data processing system
US5337411A (en) * 1988-10-20 1994-08-09 Westinghouse Electric Corporation Multi-processor computer system bus architecture
US5155858A (en) * 1988-10-27 1992-10-13 At&T Bell Laboratories Twin-threshold load-sharing system with each processor in a multiprocessor ring adjusting its own assigned task list based on workload threshold
US5125096A (en) * 1988-10-31 1992-06-23 International Business Machines Corporation System for implementing to a packet switch protocol for a multinode data communications network utilizing separate data and control paths
EP0367182A3 (en) * 1988-10-31 1992-07-22 Bts Broadcast Television Systems Gmbh High-speed digital computing system
US4968977A (en) * 1989-02-03 1990-11-06 Digital Equipment Corporation Modular crossbar interconnection metwork for data transactions between system units in a multi-processor system
JP2570847B2 (ja) * 1989-02-08 1997-01-16 日本電気株式会社 データ転送方式
US5168572A (en) * 1989-03-10 1992-12-01 The Boeing Company System for dynamic selection of globally-determined optimal data path
GB2232512A (en) * 1989-05-31 1990-12-12 Plessey Telecomm Processor unit networks
GB8915137D0 (en) * 1989-06-30 1989-08-23 Inmos Ltd Message routing
JP2995752B2 (ja) * 1989-07-21 1999-12-27 日本電気株式会社 バスアーキテクチャ変換回路
US5023891A (en) 1989-07-25 1991-06-11 Sf2 Corporation Method and circuit for decoding a Manchester code signal
US5237659A (en) * 1989-07-27 1993-08-17 Bull S.A. Gateway device for connecting a computer bus to a ring network
US5133078A (en) * 1989-08-11 1992-07-21 International Business Machines Corporation Serial frame processing system in which validation and transfer of a frame's data from input buffer to output buffer proceed concurrently
DE58908974D1 (de) * 1989-11-21 1995-03-16 Itt Ind Gmbh Deutsche Datengesteuerter Arrayprozessor.
US5381536A (en) * 1989-12-29 1995-01-10 Cray Research, Inc. Method and apparatus for separate mark and wait instructions for processors having multiple memory ports
US5280621A (en) * 1989-12-29 1994-01-18 Zenith Data Systems Corporation Personal computer having dedicated processors for peripheral devices interconnected to the CPU by way of a system control processor
US5208914A (en) * 1989-12-29 1993-05-04 Superconductor Systems Limited Partnership Method and apparatus for non-sequential resource access
US5210749A (en) * 1990-05-29 1993-05-11 Advanced Micro Devices, Inc. Configuration of srams as logical fifos for transmit and receive of packet data
CA2043505A1 (en) * 1990-06-06 1991-12-07 Steven K. Heller Massively parallel processor including queue-based message delivery system
US5208809A (en) * 1990-06-14 1993-05-04 At&T Bell Laboratories Communication network node
JP2663687B2 (ja) * 1990-07-27 1997-10-15 日本電気株式会社 デュアルリング網におけるａｔｍ通信方式
JPH06500655A (ja) * 1990-10-03 1994-01-20 スィンキング　マシンズ　コーポレーション 並列コンピュータ・システム
US6453406B1 (en) 1990-10-17 2002-09-17 Compaq Computer Corporation Multiprocessor system with fiber optic bus interconnect for interprocessor communications
GB9027663D0 (en) * 1990-12-20 1991-02-13 Sandoz Ltd Light-stabilizing compositions
GB2251964B (en) * 1991-01-15 1994-09-14 Sony Corp Processor arrays
JP2501965B2 (ja) * 1991-02-12 1996-05-29 パイオニア株式会社 デ―タ転送制御装置
US5276861A (en) * 1991-03-18 1994-01-04 Bull Hn Information Systems Inc. Guaranteed message delivery from a data handling computer to management computer by monitoring the management computer with the data handling computer and other management computer
US5825773A (en) * 1991-03-20 1998-10-20 Hitachi, Ltd. Switching system for transferring broadcast packet held in broadcast buffer received from input port to output ports according to the state of each output port
JPH04293151A (ja) * 1991-03-20 1992-10-16 Fujitsu Ltd 並列データ処理方式
US5317568A (en) * 1991-04-11 1994-05-31 Galileo International Partnership Method and apparatus for managing and facilitating communications in a distributed hetergeneous network
JP2836283B2 (ja) * 1991-04-11 1998-12-14 日本電気株式会社 バッファ管理方式
US5282238A (en) * 1991-04-16 1994-01-25 Silicon Engines, Ltd. Facsimile radio communication system
US6374311B1 (en) 1991-10-01 2002-04-16 Intermec Ip Corp. Communication network having a plurality of bridging nodes which transmit a beacon to terminal nodes in power saving state that it has messages awaiting delivery
US5394436A (en) * 1991-10-01 1995-02-28 Norand Corporation Radio frequency local area network
US7558557B1 (en) * 1991-11-12 2009-07-07 Broadcom Corporation Low-power messaging in a network supporting roaming terminals
US5410654A (en) * 1991-07-22 1995-04-25 International Business Machines Corporation Interface with address decoder for selectively generating first and second address and control signals respectively in response to received address and control signals
JP3679813B2 (ja) * 1991-07-22 2005-08-03 株式会社日立製作所 並列計算機
US6084867A (en) * 1991-10-01 2000-07-04 Intermec Ip Corp. Apparatus and method of routing data in a radio frequency local area network
DE69233608T2 (de) * 1991-10-01 2007-03-01 Broadcom Corp., Irvine Lokales Funkfrequenznetzwerk
US6407991B1 (en) * 1993-05-06 2002-06-18 Intermec Ip Corp. Communication network providing wireless and hard-wired dynamic routing
US6400702B1 (en) * 1991-10-01 2002-06-04 Intermec Ip Corp. Radio frequency local area network
JP2883483B2 (ja) * 1991-12-16 1999-04-19 シャープ株式会社 データフロー型情報処理装置
US5390299A (en) * 1991-12-27 1995-02-14 Digital Equipment Corporation System for using three different methods to report buffer memory occupancy information regarding fullness-related and/or packet discard-related information
US5303347A (en) * 1991-12-27 1994-04-12 Digital Equipment Corporation Attribute based multiple data structures in host for network received traffic
FR2686175B1 (fr) * 1992-01-14 1996-12-20 Andre Thepaut Systeme de traitement de donnees multiprocesseur.
US6101321A (en) * 1992-04-10 2000-08-08 Eastman Kodak Company Method and apparatus for broadcasting data in a ring connected multiprocessor
US5719882A (en) * 1992-04-28 1998-02-17 Hewlett-Packard Company Reliable datagram packet delivery for simple network management protocol (SNMP)
US5758053A (en) * 1992-07-22 1998-05-26 Hitachi, Ltd. Fault handling and recovery for system having plural processors
US5544329A (en) * 1992-07-31 1996-08-06 Grumman Aerospace Corporation Interface system with memory map locations for holding flags indicating a priority for executing instructions held within messages received by the interface
US5434976A (en) * 1992-09-28 1995-07-18 Standard Microsystems Corporation Communications controller utilizing an external buffer memory with plural channels between a host and network interface operating independently for transferring packets between protocol layers
US5561785A (en) * 1992-10-29 1996-10-01 International Business Machines Corporation System for allocating and returning storage and collecting garbage using subpool of available blocks
US6067408A (en) * 1993-05-27 2000-05-23 Advanced Micro Devices, Inc. Full duplex buffer management and apparatus
US5506967A (en) * 1993-06-15 1996-04-09 Unisys Corporation Storage queue with adjustable level thresholds for cache invalidation systems in cache oriented computer architectures
WO1995010805A1 (en) * 1993-10-08 1995-04-20 International Business Machines Corporation Message transmission across a network
CA2134061A1 (en) * 1993-10-28 1995-04-29 Aaron William Ogus Frame buffering of network packets
US5546542A (en) * 1993-11-29 1996-08-13 Bell Communications Research, Inc. Method for efficiently determining the direction for routing a set of anticipated demands between selected nodes on a ring communication network
US5560027A (en) * 1993-12-15 1996-09-24 Convex Computer Corporation Scalable parallel processing systems wherein each hypernode has plural processing modules interconnected by crossbar and each processing module has SCI circuitry for forming multi-dimensional network with other hypernodes
JPH07182293A (ja) * 1993-12-22 1995-07-21 Hitachi Ltd 分散型処理システムおよびデータ転送制御方式
JP3290798B2 (ja) * 1994-03-14 2002-06-10 富士通株式会社 並列コンピュータ
US5548791A (en) * 1994-07-25 1996-08-20 International Business Machines Corporation Input/output control system with plural channel paths to I/O devices
US5829052A (en) * 1994-12-28 1998-10-27 Intel Corporation Method and apparatus for managing memory accesses in a multiple multiprocessor cluster system
US5576945A (en) * 1995-01-23 1996-11-19 Tandem Computers Incorporated Transaction monitor process with pre-arranged modules for a multiprocessor system
US5655138A (en) * 1995-04-11 1997-08-05 Elonex I. P. Holdings Apparatus and method for peripheral device control with integrated data compression
US6532547B1 (en) * 1995-06-16 2003-03-11 Emc Corporation Redundant peripheral device subsystem
US5737531A (en) * 1995-06-27 1998-04-07 International Business Machines Corporation System for synchronizing by transmitting control packet to omit blocks from transmission, and transmitting second control packet when the timing difference exceeds second predetermined threshold
US7266725B2 (en) 2001-09-03 2007-09-04 Pact Xpp Technologies Ag Method for debugging reconfigurable architectures
WO2002071249A2 (de) * 2001-03-05 2002-09-12 Pact Informationstechnologie Gmbh Verfahren und vorrichtungen zur datenbe- und/oder verarbeitung
IL116707A (en) * 1996-01-08 2000-01-31 Galileo Technology Ltd Method and apparatus for managing packet memory
US6240065B1 (en) * 1996-01-08 2001-05-29 Galileo Technologies Ltd. Bit clearing mechanism for an empty list
IL116989A (en) 1996-01-31 1999-10-28 Galileo Technology Ltd Switching ethernet controller
IL116988A (en) 1996-01-31 1999-12-31 Galileo Technology Ltd Bus protocol
DE19651075A1 (de) 1996-12-09 1998-06-10 Pact Inf Tech Gmbh Einheit zur Verarbeitung von numerischen und logischen Operationen, zum Einsatz in Prozessoren (CPU's), Mehrrechnersystemen, Datenflußprozessoren (DFP's), digitalen Signal Prozessoren (DSP's) oder dergleichen
DE19654593A1 (de) 1996-12-20 1998-07-02 Pact Inf Tech Gmbh Umkonfigurierungs-Verfahren für programmierbare Bausteine zur Laufzeit
DE19654595A1 (de) 1996-12-20 1998-07-02 Pact Inf Tech Gmbh I0- und Speicherbussystem für DFPs sowie Bausteinen mit zwei- oder mehrdimensionaler programmierbaren Zellstrukturen
DE59710317D1 (de) 1996-12-27 2003-07-24 Pact Inf Tech Gmbh VERFAHREN ZUM SELBSTÄNDIGEN DYNAMISCHEN UMLADEN VON DATENFLUSSPROZESSOREN (DFPs) SOWIE BAUSTEINEN MIT ZWEI- ODER MEHRDIMENSIONALEN PROGRAMMIERBAREN ZELLSTRUKTUREN (FPGAs, DPGAs, o.dgl.)
DE19654846A1 (de) * 1996-12-27 1998-07-09 Pact Inf Tech Gmbh Verfahren zum selbständigen dynamischen Umladen von Datenflußprozessoren (DFPs) sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstrukturen (FPGAs, DPGAs, o. dgl.)
US5922057A (en) * 1997-01-10 1999-07-13 Lsi Logic Corporation Method for multiprocessor system of controlling a dynamically expandable shared queue in which ownership of a queue entry by a processor is indicated by a semaphore
US6341301B1 (en) 1997-01-10 2002-01-22 Lsi Logic Corporation Exclusive multiple queue handling using a common processing algorithm
US6542998B1 (en) 1997-02-08 2003-04-01 Pact Gmbh Method of self-synchronization of configurable elements of a programmable module
DE19704728A1 (de) * 1997-02-08 1998-08-13 Pact Inf Tech Gmbh Verfahren zur Selbstsynchronisation von konfigurierbaren Elementen eines programmierbaren Bausteines
DE19704742A1 (de) * 1997-02-11 1998-09-24 Pact Inf Tech Gmbh Internes Bussystem für DFPs, sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstrukturen, zur Bewältigung großer Datenmengen mit hohem Vernetzungsaufwand
US6094696A (en) * 1997-05-07 2000-07-25 Advanced Micro Devices, Inc. Virtual serial data transfer mechanism
US8686549B2 (en) 2001-09-03 2014-04-01 Martin Vorbach Reconfigurable elements
DE19861088A1 (de) 1997-12-22 2000-02-10 Pact Inf Tech Gmbh Verfahren zur Reparatur von integrierten Schaltkreisen
US6272546B1 (en) 1998-03-12 2001-08-07 Sony Corporation Method of and apparatus for managing resource allocation and bandwidth overflow in a cooperative, distributed computing environment
JP2000307681A (ja) * 1999-04-16 2000-11-02 Fujitsu Ltd 中継装置およびフレームトレース方法
FR2793628A1 (fr) * 1999-05-11 2000-11-17 Koninkl Philips Electronics Nv Systeme de transmission, recepteur et reseau d'interconnexion
EP1228440B1 (de) 1999-06-10 2017-04-05 PACT XPP Technologies AG Sequenz-partitionierung auf zellstrukturen
US6584535B1 (en) * 2000-01-31 2003-06-24 Cisco Technology, Inc. Configurable serial interconnection
DE50115584D1 (de) 2000-06-13 2010-09-16 Krass Maren Pipeline ct-protokolle und -kommunikation
US6766360B1 (en) * 2000-07-14 2004-07-20 Fujitsu Limited Caching mechanism for remote read-only data in a cache coherent non-uniform memory access (CCNUMA) architecture
JP2004517386A (ja) 2000-10-06 2004-06-10 ペーアーツェーテー イクスペーペー テクノロジーズ アクチエンゲゼルシャフト 方法および装置
US20040015899A1 (en) * 2000-10-06 2004-01-22 Frank May Method for processing data
US8058899B2 (en) 2000-10-06 2011-11-15 Martin Vorbach Logic cell array and bus system
US6990555B2 (en) 2001-01-09 2006-01-24 Pact Xpp Technologies Ag Method of hierarchical caching of configuration data having dataflow processors and modules having two- or multidimensional programmable cell structure (FPGAs, DPGAs, etc.)
US7581076B2 (en) 2001-03-05 2009-08-25 Pact Xpp Technologies Ag Methods and devices for treating and/or processing data
US9037807B2 (en) 2001-03-05 2015-05-19 Pact Xpp Technologies Ag Processor arrangement on a chip including data processing, memory, and interface elements
US7210129B2 (en) 2001-08-16 2007-04-24 Pact Xpp Technologies Ag Method for translating programs for reconfigurable architectures
US7844796B2 (en) 2001-03-05 2010-11-30 Martin Vorbach Data processing device and method
US7444531B2 (en) 2001-03-05 2008-10-28 Pact Xpp Technologies Ag Methods and devices for treating and processing data
EP2224330B1 (de) 2001-06-20 2012-05-09 Krass, Maren Verfahren und gerät zum partitionieren von grossen rechnerprogrammen
US7996827B2 (en) 2001-08-16 2011-08-09 Martin Vorbach Method for the translation of programs for reconfigurable architectures
US7512780B1 (en) * 2001-08-31 2009-03-31 Verizon Corporate Services Group, Inc. Packet-parallel high performance cryptography systems and methods
US7434191B2 (en) 2001-09-03 2008-10-07 Pact Xpp Technologies Ag Router
US8686475B2 (en) 2001-09-19 2014-04-01 Pact Xpp Technologies Ag Reconfigurable elements
US7577822B2 (en) 2001-12-14 2009-08-18 Pact Xpp Technologies Ag Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization
EP1483682A2 (de) 2002-01-19 2004-12-08 PACT XPP Technologies AG Reconfigurierbarer prozessor
EP2043000B1 (de) 2002-02-18 2011-12-21 Richter, Thomas Bussysteme und Rekonfigurationsverfahren
JP2003264596A (ja) * 2002-03-07 2003-09-19 Mitsubishi Electric Corp 通信デバイス、携帯端末、通信方法を実現するためのプログラム
US8914590B2 (en) 2002-08-07 2014-12-16 Pact Xpp Technologies Ag Data processing method and device
US7657861B2 (en) 2002-08-07 2010-02-02 Pact Xpp Technologies Ag Method and device for processing data
WO2004021176A2 (de) 2002-08-07 2004-03-11 Pact Xpp Technologies Ag Verfahren und vorrichtung zur datenverarbeitung
US20070083730A1 (en) * 2003-06-17 2007-04-12 Martin Vorbach Data processing device and method
AU2003289844A1 (en) 2002-09-06 2004-05-13 Pact Xpp Technologies Ag Reconfigurable sequencer structure
EP1635518B1 (en) 2003-06-18 2019-07-31 Nippon Telegraph And Telephone Corporation Wireless packet communication method
US7386626B2 (en) * 2003-06-23 2008-06-10 Newisys, Inc. Bandwidth, framing and error detection in communications between multi-processor clusters of multi-cluster computer systems
US7395347B2 (en) * 2003-08-05 2008-07-01 Newisys, Inc, Communication between and within multi-processor clusters of multi-cluster computer systems
JP4700611B2 (ja) 2003-08-28 2011-06-15 ペーアーツェーテー イクスペーペー テクノロジーズ アクチエンゲゼルシャフト データ処理装置およびデータ処理方法
US7174479B2 (en) * 2003-09-10 2007-02-06 Microsoft Corporation Method and system for rollback-free failure recovery of multi-step procedures
US7240168B2 (en) * 2004-03-10 2007-07-03 Intel Corporation Method and system to order memory operations
US8250503B2 (en) 2006-01-18 2012-08-21 Martin Vorbach Hardware definition method including determining whether to implement a function as hardware or software
US20080298397A1 (en) * 2007-05-16 2008-12-04 Broadcom Corporation Communication fabric bandwidth management
US7673120B2 (en) * 2007-06-27 2010-03-02 Texas Instruments Incorporated Inter-cluster communication network and heirarchical register files for clustered VLIW processors
US8594110B2 (en) * 2008-01-11 2013-11-26 Mosaid Technologies Incorporated Ring-of-clusters network topologies
US8560776B2 (en) * 2008-01-29 2013-10-15 International Business Machines Corporation Method for expediting return of line exclusivity to a given processor in a symmetric multiprocessing data processing system
WO2010011813A1 (en) * 2008-07-23 2010-01-28 Alkermes, Inc. Complex of trospium and pharmaceutical compositions thereof
US20120030448A1 (en) * 2009-03-30 2012-02-02 Nec Corporation Single instruction multiple date (simd) processor having a plurality of processing elements interconnected by a ring bus
US9954771B1 (en) * 2015-01-30 2018-04-24 Marvell Israel (M.I.S.L) Ltd. Packet distribution with prefetch in a parallel processing network device
US9940270B2 (en) * 2015-08-28 2018-04-10 Nxp Usa, Inc. Multiple request notification network for global ordering in a coherent mesh interconnect

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4228496A (en) * 1976-09-07 1980-10-14 Tandem Computers Incorporated Multiprocessor system
US4384322A (en) * 1978-10-31 1983-05-17 Honeywell Information Systems Inc. Asynchronous multi-communication bus sequence
FR2469751A1 (fr) * 1979-11-07 1981-05-22 Philips Data Syst Processeur d'intercommunication du systeme utilise dans un systeme de traitement de donnees reparti
JPS56109057A (en) * 1980-02-04 1981-08-29 Hitachi Ltd Data communication system
FR2476349A1 (fr) * 1980-02-15 1981-08-21 Philips Ind Commerciale Systeme de traitement de donnees reparti
US4428043A (en) * 1981-08-24 1984-01-24 Burroughs Corporation Data communications network

Also Published As

Publication number Publication date
AU2066383A (en) 1984-05-03
KR880002098B1 (ko) 1988-10-15
MX159163A (es) 1989-04-26
AU560977B2 (en) 1987-04-30
EP0110569A2 (en) 1984-06-13
NO833922L (no) 1984-04-30
IL70074A (en) 1988-03-31
FI80975B (fi) 1990-04-30
GB2133188B (en) 1986-12-10
EP0110569B1 (en) 1989-09-13
CA1210872A (en) 1986-09-02
GB8328893D0 (en) 1983-11-30
DE3380574D1 (en) 1989-10-19
EP0110569A3 (en) 1986-10-15
GB2133188A (en) 1984-07-18
DK490783A (da) 1984-04-29
DK167416B1 (da) 1993-10-25
IL70074A0 (en) 1984-01-31
NO167341B (no) 1991-07-15
BR8305967A (pt) 1984-06-05
FI833922A0 (fi) 1983-10-26
NO167341C (no) 1991-10-23
DK490783D0 (da) 1983-10-26
FI80975C (fi) 1990-08-10
US4663706A (en) 1987-05-05

Similar Documents

Publication Publication Date Title
KR840006532A (ko) 개량된 멀티프로세서 멀티시스템 통신 회로망
DK220883A (da) Multiprocessordatamatsystem
SE8405456D0 (sv) Mycket snabbt minnes- och minnesforvaltningssystem
KR840006880A (ko) 전원 시스템(System)
KR850700203A (ko) 데이타패킷 경로 지정장치
ATE73241T1 (de) Datenverarbeitungssystembus mit fehlerzyklusbetrieb.
EP0069774A1 (en) Interrupt coupling and monitoring system
JPS60160463A (ja) プロセツサシステム
US4417303A (en) Multi-processor data communication bus structure
ES8602272A1 (es) Una instalacion de tratamiento de datos que incluye una pluralidad de dispositivos multiprocesadores.
BR8204154A (pt) Diposicao de circuito para instalacoes ou sistemas de telecomunicacao especialmente para sistemas de telecomunicacao de multiplexagem de tempo
KR910001565A (ko) 멀티프로세서 시스템
KR890000980A (ko) 디지탈 데이타 프로세싱 시스템용 버스 아답터 장치
JPS57117059A (en) Multiprocessor system
KR850002914A (ko) 멀티 프로세서 시스템용 메세지 배향식 인터럽트 장치
KR920000034A (ko) Dma 콘트롤러
JPS5839360A (ja) メモリ−アクセス方式
JPH01183761A (ja) 分散システムにおける空エリア共有化方式
Swartzlander et al. A routing algorithm for signal processing networks
JPS5798062A (en) Communication system between processors
KR870008452A (ko) 한쌍의 데이타 처리장치간에 데이타를 전송시키기 위한 시스템
JPS5783864A (en) Multiprocessor system
JPS6485449A (en) Facsimile store and forward exchange equipment
JPS6198469A (ja) マイクロプロセツサ間通信方式
JPS56137754A (en) Control system of information transferring

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19970925

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee