KR20160123322A - 패시브 디바이스를 갖는 로우-프로파일 패키지 - Google Patents
패시브 디바이스를 갖는 로우-프로파일 패키지 Download PDFInfo
- Publication number
- KR20160123322A KR20160123322A KR1020167024477A KR20167024477A KR20160123322A KR 20160123322 A KR20160123322 A KR 20160123322A KR 1020167024477 A KR1020167024477 A KR 1020167024477A KR 20167024477 A KR20167024477 A KR 20167024477A KR 20160123322 A KR20160123322 A KR 20160123322A
- Authority
- KR
- South Korea
- Prior art keywords
- substrate
- recess
- interconnect
- vias
- thickness
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in printed circuit boards [PCB], e.g. insert-mounted components [IMC]
-
- H01L23/49827—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F17/00—Fixed inductances of the signal type
- H01F17/0006—Printed inductances
-
- H01L21/4853—
-
- H01L21/486—
-
- H01L23/13—
-
- H01L23/49811—
-
- H01L23/49894—
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistors, capacitors or inductors
- H05K1/165—Printed circuits incorporating printed electric components, e.g. printed resistors, capacitors or inductors incorporating printed inductors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D1/00—Resistors, capacitors or inductors
- H10D1/20—Inductors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/01—Manufacture or treatment
- H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
- H10W70/093—Connecting or disconnecting other interconnections thereto or therefrom, e.g. connecting bond wires or bumps
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/01—Manufacture or treatment
- H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
- H10W70/095—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers of vias therein
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
- H10W70/63—Vias, e.g. via plugs
- H10W70/635—Through-vias
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/68—Shapes or dispositions thereof
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/69—Insulating materials thereof
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/10015—Non-printed capacitor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10227—Other objects, e.g. metallic pieces
- H05K2201/10242—Metallic cylinders
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10954—Other details of electrical connections
- H05K2201/10984—Component carrying a connection agent, e.g. solder, adhesive
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Inorganic Chemistry (AREA)
- Manufacturing & Machinery (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Structure Of Printed Boards (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
- Parts Printed On Printed Circuit Boards (AREA)
- Ceramic Capacitors (AREA)
- Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
- Coils Or Transformers For Communication (AREA)
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201461941308P | 2014-02-18 | 2014-02-18 | |
| US61/941,308 | 2014-02-18 | ||
| US14/200,684 US20150237732A1 (en) | 2014-02-18 | 2014-03-07 | Low-profile package with passive device |
| US14/200,684 | 2014-03-07 | ||
| PCT/US2015/014895 WO2015126640A1 (en) | 2014-02-18 | 2015-02-06 | Low-profile package with passive device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| KR20160123322A true KR20160123322A (ko) | 2016-10-25 |
Family
ID=53799402
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020167024477A Withdrawn KR20160123322A (ko) | 2014-02-18 | 2015-02-06 | 패시브 디바이스를 갖는 로우-프로파일 패키지 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US20150237732A1 (https=) |
| EP (1) | EP3108502A1 (https=) |
| JP (1) | JP2017515295A (https=) |
| KR (1) | KR20160123322A (https=) |
| CN (1) | CN106030782B (https=) |
| WO (1) | WO2015126640A1 (https=) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI607539B (zh) * | 2015-02-16 | 2017-12-01 | 精材科技股份有限公司 | 晶片封裝體及其製造方法 |
| US10321575B2 (en) * | 2015-09-01 | 2019-06-11 | Qualcomm Incorporated | Integrated circuit (IC) module comprising an integrated circuit (IC) package and an interposer with embedded passive components |
| US10074625B2 (en) | 2015-09-20 | 2018-09-11 | Qualcomm Incorporated | Wafer level package (WLP) ball support using cavity structure |
| US20170092594A1 (en) * | 2015-09-25 | 2017-03-30 | Qualcomm Incorporated | Low profile package with passive device |
| US10044390B2 (en) | 2016-07-21 | 2018-08-07 | Qualcomm Incorporated | Glass substrate including passive-on-glass device and semiconductor die |
| US20180061775A1 (en) * | 2016-08-31 | 2018-03-01 | Qualcomm Incorporated | LOW PROFILE PASSIVE ON GLASS (PoG) DEVICE COMPRISING A DIE |
| DE102016116499B4 (de) * | 2016-09-02 | 2022-06-15 | Infineon Technologies Ag | Verfahren zum Bilden von Halbleiterbauelementen und Halbleiterbauelemente |
| US10194529B2 (en) * | 2016-09-16 | 2019-01-29 | Qualcomm Incorporated | Partial metal fill for preventing extreme-low-k dielectric delamination |
| US10861840B2 (en) * | 2017-08-30 | 2020-12-08 | Advanced Semiconductor Engineering, Inc. | Integrated passive component and method for manufacturing the same |
| KR102513078B1 (ko) * | 2018-10-12 | 2023-03-23 | 삼성전자주식회사 | 반도체 패키지 |
| CN110312363B (zh) * | 2019-06-24 | 2020-10-16 | 维沃移动通信有限公司 | 一种印刷电路板组件及终端 |
| CN111834341B (zh) * | 2020-06-17 | 2021-09-21 | 珠海越亚半导体股份有限公司 | 电容电感嵌埋结构及其制作方法和基板 |
Family Cites Families (26)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4074342A (en) * | 1974-12-20 | 1978-02-14 | International Business Machines Corporation | Electrical package for lsi devices and assembly process therefor |
| CA2034703A1 (en) * | 1990-01-23 | 1991-07-24 | Masanori Nishiguchi | Substrate for packaging a semiconductor device |
| JP2943788B2 (ja) * | 1997-04-10 | 1999-08-30 | 日立エーアイシー株式会社 | 電子部品搭載用配線基板 |
| JP2000068399A (ja) * | 1998-08-19 | 2000-03-03 | Hitachi Denshi Ltd | 半導体装置 |
| US6569604B1 (en) * | 1999-06-30 | 2003-05-27 | International Business Machines Corporation | Blind via formation in a photoimageable dielectric material |
| JP4513222B2 (ja) * | 2001-03-21 | 2010-07-28 | 富士通株式会社 | 配線基板とその製造方法並びにそれを用いた半導体装置 |
| US20030205799A1 (en) * | 2002-05-03 | 2003-11-06 | Mohammad Yunus | Method and device for assembly of ball grid array packages |
| US20040036170A1 (en) * | 2002-08-20 | 2004-02-26 | Lee Teck Kheng | Double bumping of flexible substrate for first and second level interconnects |
| JP2004207542A (ja) * | 2002-12-26 | 2004-07-22 | Kyocera Corp | 発光素子収納用パッケージおよび発光装置 |
| JP4082220B2 (ja) * | 2003-01-16 | 2008-04-30 | セイコーエプソン株式会社 | 配線基板、半導体モジュールおよび半導体モジュールの製造方法 |
| JP3926753B2 (ja) * | 2003-03-06 | 2007-06-06 | 富士通株式会社 | コネクタ基板の製造方法 |
| US7327554B2 (en) * | 2003-03-19 | 2008-02-05 | Ngk Spark Plug Co., Ltd. | Assembly of semiconductor device, interposer and substrate |
| JP2004349457A (ja) * | 2003-05-22 | 2004-12-09 | Matsushita Electric Ind Co Ltd | Lsiパッケージ |
| US7843302B2 (en) * | 2006-05-08 | 2010-11-30 | Ibiden Co., Ltd. | Inductor and electric power supply using it |
| US8084854B2 (en) * | 2007-12-28 | 2011-12-27 | Micron Technology, Inc. | Pass-through 3D interconnect for microelectronic dies and associated systems and methods |
| US20110050334A1 (en) * | 2009-09-02 | 2011-03-03 | Qualcomm Incorporated | Integrated Voltage Regulator with Embedded Passive Device(s) |
| US20130026609A1 (en) * | 2010-01-18 | 2013-01-31 | Marvell World Trade Ltd. | Package assembly including a semiconductor substrate with stress relief structure |
| US20110186960A1 (en) * | 2010-02-03 | 2011-08-04 | Albert Wu | Techniques and configurations for recessed semiconductor substrates |
| US8558392B2 (en) * | 2010-05-14 | 2013-10-15 | Stats Chippac, Ltd. | Semiconductor device and method of forming interconnect structure and mounting semiconductor die in recessed encapsulant |
| WO2012040063A1 (en) * | 2010-09-23 | 2012-03-29 | Qualcomm Mems Technologies, Inc. | Integrated passives and power amplifier |
| US9579738B2 (en) * | 2011-02-25 | 2017-02-28 | International Business Machines Corporation | Flux composition and techniques for use thereof |
| US9058973B2 (en) * | 2011-04-13 | 2015-06-16 | International Business Machines Corporation | Passive devices fabricated on glass substrates, methods of manufacture and design structures |
| US9105627B2 (en) * | 2011-11-04 | 2015-08-11 | International Business Machines Corporation | Coil inductor for on-chip or on-chip stack |
| CN102723306B (zh) * | 2012-06-28 | 2014-10-08 | 中国科学院上海微系统与信息技术研究所 | 一种利用穿硅通孔的微波多芯片封装结构及其制作方法 |
| US10312007B2 (en) * | 2012-12-11 | 2019-06-04 | Intel Corporation | Inductor formed in substrate |
| US9130016B2 (en) * | 2013-04-15 | 2015-09-08 | Schott Corporation | Method of manufacturing through-glass vias |
-
2014
- 2014-03-07 US US14/200,684 patent/US20150237732A1/en not_active Abandoned
-
2015
- 2015-02-06 EP EP15706104.5A patent/EP3108502A1/en not_active Withdrawn
- 2015-02-06 WO PCT/US2015/014895 patent/WO2015126640A1/en not_active Ceased
- 2015-02-06 KR KR1020167024477A patent/KR20160123322A/ko not_active Withdrawn
- 2015-02-06 JP JP2016552347A patent/JP2017515295A/ja active Pending
- 2015-02-06 CN CN201580008888.6A patent/CN106030782B/zh active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN106030782B (zh) | 2020-01-14 |
| CN106030782A (zh) | 2016-10-12 |
| US20150237732A1 (en) | 2015-08-20 |
| WO2015126640A1 (en) | 2015-08-27 |
| JP2017515295A (ja) | 2017-06-08 |
| EP3108502A1 (en) | 2016-12-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR20160123322A (ko) | 패시브 디바이스를 갖는 로우-프로파일 패키지 | |
| US8810008B2 (en) | Semiconductor element-embedded substrate, and method of manufacturing the substrate | |
| TWI689954B (zh) | 具有與電容器串聯的至少一個通孔的芯片用聚合物框架 | |
| US9119321B2 (en) | Assembly method for converting the precursors to capacitors | |
| TWI508196B (zh) | 具有內建加強層之凹穴基板之製造方法 | |
| US6908785B2 (en) | Multi-chip package (MCP) with a conductive bar and method for manufacturing the same | |
| JP2005327984A (ja) | 電子部品及び電子部品実装構造の製造方法 | |
| KR102194722B1 (ko) | 패키지 기판, 패키지 기판의 제조 방법 및 이를 포함하는 적층형 패키지 | |
| KR20140139974A (ko) | 적층 상호접속 구조들을 구비한 브리지 상호접속부 | |
| KR20040107442A (ko) | 반도체 장치 및 그 실장 구조와, 그 제조 방법 | |
| JP2005209689A (ja) | 半導体装置及びその製造方法 | |
| US10580739B2 (en) | Package substrate and associated fabrication method with varying depths for circuit device terminals | |
| CN101355044A (zh) | 系统级封装及其制造方法 | |
| US20250253245A1 (en) | Die interconnect substrate, an electrical device and a method for forming a die interconnect substrate | |
| CN103594444A (zh) | 在中介层及无芯基板之间具有双重连接通道的半导体组件 | |
| US12309924B2 (en) | Connection structure embedded substrate and substrate structure including the same | |
| US11948899B2 (en) | Semiconductor substrate structure and manufacturing method thereof | |
| KR20140114932A (ko) | 복합기판을 이용한 패키지 및 그 제조방법 | |
| CN111415921B (zh) | 一种天线封装结构及其制造方法 | |
| TW201640976A (zh) | 堆疊電子裝置及其製造方法 | |
| TWI652864B (zh) | Insert frame with polymer matrix and manufacturing method thereof | |
| US12148726B2 (en) | Semiconductor substrate structure, semiconductor structure and manufacturing method thereof | |
| KR100986175B1 (ko) | 반도체 장치 제조 방법 | |
| JP2006216767A (ja) | 半導体装置およびその製造方法 | |
| CN113013112A (zh) | 半导体结构及其制造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0105 | International application |
St.27 status event code: A-0-1-A10-A15-nap-PA0105 |
|
| PG1501 | Laying open of application |
St.27 status event code: A-1-1-Q10-Q12-nap-PG1501 |
|
| PC1203 | Withdrawal of no request for examination |
St.27 status event code: N-1-6-B10-B12-nap-PC1203 |
|
| WITN | Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid | ||
| P22-X000 | Classification modified |
St.27 status event code: A-2-2-P10-P22-nap-X000 |