US20110050334A1 - Integrated Voltage Regulator with Embedded Passive Device(s) - Google Patents
Integrated Voltage Regulator with Embedded Passive Device(s) Download PDFInfo
- Publication number
- US20110050334A1 US20110050334A1 US12/552,321 US55232109A US2011050334A1 US 20110050334 A1 US20110050334 A1 US 20110050334A1 US 55232109 A US55232109 A US 55232109A US 2011050334 A1 US2011050334 A1 US 2011050334A1
- Authority
- US
- United States
- Prior art keywords
- voltage regulator
- packaging substrate
- die
- voltage
- active portion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/642—Capacitive arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/645—Inductive arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/003—Constructional details, e.g. physical layout, assembly, wiring or busbar connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0254—High voltage adaptations; Electrical insulation details; Overvoltage or electrostatic discharge protection ; Arrangements for regulating voltages or for using plural voltages
- H05K1/0262—Arrangements for regulating voltages or for using plural voltages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15172—Fan-out arrangement of the internal vias
- H01L2924/15174—Fan-out arrangement of the internal vias in different layers of the multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15192—Resurf arrangement of the internal vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
Definitions
- the present disclosure generally relates to integrated circuits (ICs). More specifically, the present disclosure relates to manufacturing integrated circuits.
- Integrated circuits are fabricated on wafers. Commonly, these wafers are semiconductor materials, such as silicon, and singulated to form individual dies.
- the size of the transistors making up the ICs has decreased to 45 nm and will soon decrease to 32 nm.
- the supply voltage to the transistors decreases.
- the supply voltage is conventionally smaller than wall voltages available in most countries or battery voltages used in portable devices. For example, an IC may operate at 1.25 Volts whereas the wall voltage is 120V or 240V. In a portable device, such as cellular phone, the battery voltage may range from 6V at full charge to 3V at near empty charge.
- a semiconductor die may be coupled to a voltage regulator that converts available voltages at wall outlets or batteries to lower voltages used by the die.
- the voltage regulator ensures a constant voltage supply is provided to the die. This is an important function, because the ability of transistors to tolerate voltages under or over the target voltage is small. Only tenths of a volt lower may create erratic results in the die; only tenths of a volt higher may damage the die.
- Dies are mounted on a packaging substrate, and the packaging substrate is mounted on a printed circuit board (PCB) approximately 1-2 mm thick during assembly.
- PCB printed circuit board
- the voltage regulator is located on the PCB with the die to which the voltage regulator supplies voltage. Placing the voltage regulator on the PCB separate from the die results in a voltage drop between the voltage regulator and the die that the voltage regulator supplies. For example, at a supply voltage of 1.125 Volts, a voltage drop of 0.100V may occur between the voltage regulator and the die as the voltage passes through the PCB, packaging substrate, and die. As the supply voltage decreases with shrinking transistor size, the voltage drop becomes a significant fraction of the supply voltage. Additionally, placing the voltage regulator on the PCB requires the use of pins on the die to allow the die to communicate with the voltage regulator. The die may send commands to the voltage regulator such as sleep or wake-up for scaling up or scaling down the voltage supply. The additional pins consume space on the die that could otherwise be eliminated.
- Maximum frequency of a die scales proportionally with supply voltage. For example, eliminating a voltage drop of 0.100V may increase a maximum frequency (f max ) of the die by 100 MHz. Alternatively, if the voltage drop is reduced and maximum frequency not increased, power consumption in the die is reduced. Power consumption is proportional to capacitance multiplied by a square of the supply voltage. Thus, reducing the supply voltage may result in significant power savings.
- decoupling capacitors provide additional power to the die.
- Voltage regulators located on the PCB often have response times in the microsecond range.
- large decoupling capacitors are placed on the packaging substrate to compensate for slow response times.
- the large decoupling capacitors occupy a large area.
- One conventional arrangement includes a bulk capacitor of microFarads and a multi-layer chip capacitor (MLCC) having hundreds of nanoFarads along with the voltage regulator on the PCB. The combination of the bulk capacitor and the MLCC supplies voltage to the die while the voltage regulator responds to the current transient.
- MLCC multi-layer chip capacitor
- voltage regulators include passive components such as inductors and capacitors that are also embedded in the dies. Passive devices consume die area, which increases manufacturing cost. For example, a die manufactured using 45 nm technology has a capacitance density of 10 femtoFarads/ ⁇ m 2 . At this density a suitable amount of capacitance may consume over 2.5 mm 2 .
- Providing inductance to the voltage regulator conventionally uses an on-die inductor or a discrete inductor mounted on the packaging substrate. In addition to consuming large areas on a die, conventional on-die inductors have a low quality factor.
- a quality factor for passive components embedded in a die is low because the passive components are manufactured thin to fit in the die. As the amount of conducting material shrinks, conductive or magnetic losses increase and degrade the quality factor.
- the quality factor is defined by the energy stored in a passive component versus energy dissipated in the passive component, for a passive component embedded in a die is low.
- a voltage regulator has a passive portion at least partially embedded in a packaging substrate.
- the voltage regulator also has an an active portion fabricated in a die coupled to the passive portion.
- a method of supplying voltage to a die mounted on a packaging substrate includes mounting an active portion of a voltage regulator on the packaging substrate. The method also includes coupling the active portion of the voltage regulator to at least one passive component at least partially embedded in the packaging substrate. The method further includes coupling the die to the at least one passive component.
- a method of supplying power to a die includes providing a supply voltage to an active portion of a voltage regulator mounted on a packaging substrate mounted on a printed circuit board. The method also includes passing the supply voltage from the active portion of the voltage regulator to at least one inductor at least partially embedded in the packaging substrate. The method further includes passing the supply voltage from the at least one inductor to at least one capacitor at least partially embedded in the packaging substrate. The method also includes passing the supply voltage from the at least one capacitor to the die.
- a semiconductor packaging system includes a packaging substrate into which at least one means for storing energy is at least partially embedded.
- the semiconductor packaging system also includes means for regulating voltage mounted on the packaging substrate. The regulating voltage means cooperating with the energy storing means.
- FIG. 1 is a block diagram showing an exemplary wireless communication system in which an embodiment of the disclosure may be advantageously employed.
- FIG. 2 is a block diagram illustrating a design workstation used for circuit, layout, and logic design of the disclosed semiconductor IC package.
- FIG. 3 is a cross-sectional view illustrating a conventional voltage regulator on a printed circuit board.
- FIG. 4 is a block diagram illustrating an exemplary voltage regulator on a die according to a first embodiment.
- FIG. 5 is a cross-sectional view illustrating an exemplary voltage regulator on a die with an embedded parasitic inductance according to a second embodiment.
- FIG. 6 is a cross-sectional view illustrating an exemplary voltage regulator on a packaging substrate according to a third embodiment.
- FIG. 7A is a cross-sectional view illustrating an exemplary voltage regulator on a packaging substrate with a parasitic inductance according to a fourth embodiment.
- FIG. 7B is a cross-sectional view illustrating an exemplary voltage regulator with a wirebond inductance according to a fifth embodiment.
- FIGS. 8A-C are block diagram illustrating paths through a packaging substrate and printed circuit board that may provide inductance.
- FIG. 1 is a block diagram showing an exemplary wireless communication system 100 in which an embodiment of the disclosure may be advantageously employed.
- FIG. 1 shows three remote units 120 , 130 , and 150 and two base stations 140 .
- Remote units 120 , 130 , and 150 include IC devices 125 A, 125 B and 125 C, as disclosed below.
- any device containing an IC may also include semiconductor components having the disclosed features and/or components manufactured by the processes disclosed here, including the base stations, switching devices, and network equipment.
- FIG. 1 shows forward link signals 180 from the base station 140 to the remote units 120 , 130 , and 150 and reverse link signals 190 from the remote units 120 , 130 , and 150 to base stations 140 .
- the remote unit 120 is shown as a mobile telephone
- the remote unit 130 is shown as a portable computer
- the remote unit 150 is shown as a fixed location remote unit in a wireless local loop system.
- the remote units may be a device such as a music player, a video player, an entertainment unit, a navigation device, a communications device, a personal digital assistant (PDA), a fixed location data unit, and a computer.
- FIG. 1 illustrates remote units according to the teachings of the disclosure, the disclosure is not limited to these exemplary illustrated units. The disclosure may be suitably employed in any device which includes semiconductor components, as described below.
- FIG. 2 is a block diagram illustrating a design workstation for circuit, layout, and design of a semiconductor part as disclosed below.
- a design workstation 200 includes a hard disk 201 containing operating system software, support files, and design software such as Cadence or OrCAD.
- the design workstation 200 also includes a display to facilitate design of a semiconductor part 210 that may include a circuit and semiconductor dies.
- a storage medium 204 is provided for tangibly storing the semiconductor part 210 .
- the semiconductor part 210 may be stored on the storage medium 204 in a file format such as GDSII or GERBER.
- the storage medium 204 may be a CD-ROM, DVD, hard disk, flash memory, or other appropriate device.
- the design workstation 200 includes a drive apparatus 203 for accepting input from or writing output to the storage medium 204 .
- Data recorded on the storage medium 204 may specify logic circuit configurations, pattern data for photolithography masks, or mask pattern data for serial write tools such as electron beam lithography. Providing data on the storage medium 204 facilitates the design of the semiconductor part 210 by decreasing the number of processes for designing circuits and semiconductor dies.
- FIG. 3 is a cross-sectional view illustrating a conventional voltage regulator on a printed circuit board.
- An IC product 300 includes a printed circuit board (PCB) 310 that supports packaging substrates and provides communication between packaging substrates on the PCB 310 .
- a packaging substrate 320 is coupled to the PCB 310 through a packaging connection 322 such as bumps or pillars and includes through vias 324 to enable communications between the PCB 310 and a die 330 .
- the die 330 is coupled to the packaging substrate 320 through an interconnect structure 332 such as bumps or pillars.
- a voltage regulator 340 is coupled to the PCB 310 through a packaging connection 342 .
- the voltage regulator 340 conventionally couples to discrete passive components such as inductors and capacitors mounted on the PCB 310 .
- Low inductance passes (not shown) provide power from the voltage regulator 340 to the die 330 .
- the low inductance passes are restricted in location on the PCB 310 , which also restricts location of the voltage regulator 340 .
- the distance between the voltage regulator 340 and the die 330 has a fixed minimum based on the PCB 310 .
- locating a voltage regulator on the PCB separate from the packaging substrate may not provide sufficient voltages to the die for proper operation. If the supply voltage drops below an acceptable level, the circuits on the die may output incorrect results or stop working completely.
- a voltage regulator may be integrated into the die.
- An integrated voltage regulator in the die does not use additional pins for communicating with the die. Instead, communication occurs through interconnects in the die.
- the integrated voltage regulator is also closer to the die resulting in quicker response times to current transients and smaller decoupling capacitors to filter the output of the voltage regulator.
- passive components may be embedded in the packaging substrate to reduce area on the die occupied by the voltage regulator.
- Passive components may be embedded in a packaging substrate or a PCB. Embedding the passive components maintains a short path having low inductance from the voltage regulator to the die. Further, the voltage regulator control loop bandwidth is increased by the higher switching frequency and shortened feedback path between the voltage regulator and the die.
- inductance values are achieved by embedding passive components in comparison to conventional parasitic air-core inductors in packaging substrate routing or PCB routing.
- Embedding passive components also reduces die size by reducing or eliminating discrete passive components of the voltage regulator, which may otherwise be located side-by-side with the die.
- FIG. 4 is a cross-sectional view illustrating an exemplary voltage regulator on a die according to a first embodiment.
- An IC product 400 includes a packaging substrate 420 coupled to a PCB 410 through a packaging connection 422 such as bumps or pillars.
- the packaging substrate 420 includes embedded passive components that may store energy in magnetic or electric form.
- an embedded inductor 450 and an embedded capacitor 460 are at least partially embedded in the packaging substrate 420 .
- the embedded inductor 450 and/or the embedded capacitor 460 may use embedded die substrate (EDS) technology.
- EDS embedded die substrate
- the embedded capacitor 460 may have capacitance values in the hundreds of nanoFarads and provide decoupling capacitance to a die 430 .
- the die 430 is coupled to the packaging substrate 420 through an interconnect structure 432 such as bumps or pillars.
- the packaging substrate 420 may start as a core with two internal layers separated by a thick dielectric layer. Holes are placed in the substrate using a laser drilling process and tape placed on a backside of the core. The holes are filled to form the embedded inductor 450 and the embedded capacitor 460 , and a top side of the core is laminated.
- the embedded inductor 450 may be, for example, non air-core inductors to obtain higher inductance values than air-core inductors. Next, tape is peeled off the back side of the core, and the back side of the core is laminated.
- the inductance of the embedded inductor 450 and the capacitance of the embedded capacitor 460 are selected, in part, from parameters including a supply voltage of the die 430 and an operating frequency of the die 430 .
- Passive components located in the packaging substrate 420 may use thicker copper than passive components located in a die and thus have smaller losses and a higher quality (Q) factor.
- An active portion of a voltage regulator 440 is fabricated on the die 430 and includes, for example, a driver stage, a feedback stage, and/or a digital controller.
- the active portion of the voltage regulator 440 communicates with the embedded inductor 450 through an electrical path 426 .
- An electrical path 427 couples the embedded inductor 450 to the embedded capacitor 460 .
- An electrical path 428 couples the embedded capacitor 460 to the die 430 .
- An electrical path 424 enables communication from the die 430 to the PCB 410 .
- the electrical path 424 may be used, for example, to provide voltage to the active portion of the voltage regulator 440 . That is, regulated voltage provided to the die 430 passes through the electrical path 424 to the active portion of the voltage regulator 440 , then to the embedded inductor 450 , and the embedded capacitor 460 .
- the active portion of the voltage regulator 440 is integrated in the die 430 .
- the active portion of the voltage regulator 440 responds quickly to current transients that occur in the die 430 .
- the active portion of the voltage regulator 440 has a response frequency of approximately 200 MHz.
- embedded passive components such as the embedded inductor 450 and the embedded capacitor 460 in the packaging substrate 420 reduce area on the die 430 that would otherwise be occupied by passive components.
- the voltage regulator 440 with embedded passive components as described above may, according to one embodiment, provide currents of several amps to the die 430 .
- FIG. 5 is a cross-sectional view illustrating an exemplary voltage regulator on a die with an embedded parasitic inductance according to a second embodiment.
- the packaging substrate 420 includes vias 526 having a parasitic inductance used by the active portion of the voltage regulator 440 as inductors for supplying voltage to the die 430 .
- the vias 526 may be through vias, which extend the entire height of the packaging substrate 420 .
- the through vias 526 may be coupled through the packaging connection 422 to through vias 516 in the PCB 410 if a larger inductance is desired than obtained with the through vias 526 alone.
- the use of parasitic inductance in through vias within the packaging substrate as a passive component simplifies semiconductor manufacturing by reducing a number of processes to embed inductors in the packaging substrate.
- FIG. 6 is a cross-sectional view illustrating an exemplary voltage regulator on a packaging substrate according to a third embodiment.
- An IC product 600 includes a packaging substrate 620 coupled to a PCB 610 through a packaging connection 622 such as bumps or pillars.
- a die 630 is coupled to the packaging substrate 620 through an interconnect structure 632 such as bumps or pillars.
- an active portion of a voltage regulator 640 is coupled to the packaging substrate 620 through an interconnect structure 642 such as bumps or pillars.
- Inside the packaging substrate 620 is an embedded inductor 650 and an embedded capacitor 660 .
- the embedded capacitor 660 is coupled to the die 630 through an electrical path 628 and to the embedded inductor 650 through an electrical path 627 .
- the embedded inductor 650 is coupled to the active portion of the voltage regulator 640 by an electrical path 626 .
- Voltage is provided to the active portion of the voltage regulator 640 by an electrical path 624 from the PCB 610 through the packaging connection 622 , the electrical path 624 , and the interconnect structure 642 .
- the voltage regulator of FIG. 6 is an off-die voltage regulator coupled to the same packaging substrate as the die to which the voltage regulator supplies voltage. Locating the active portion of the voltage regulator on the packaging substrate but separate from the die allows different processes to be used for manufacturing the active portion of the voltage regulator and the die. For example, the die may be fabricated with 32 nm or 45 nm processes while the active portion of the voltage regulator may be fabricated with 0.18 ⁇ m processes. Additionally, the active portion of the voltage regulator may be manufactured at a different fabrication site than the die.
- FIG. 7A is a cross-sectional view illustrating an exemplary voltage regulator on a packaging substrate with a parasitic inductance according to a fourth embodiment.
- An IC product 700 includes vias 726 in the packaging substrate 620 having a parasitic inductance that act as a filter for voltage provided from the active portion of the voltage regulator 640 .
- Additional vias 716 in the PCB 610 may couple to the vias 726 through the packaging connection 622 , if additional inductance is desired.
- the vias 716 are coupled through a conducting layer 730 on the PCB 610 .
- the vias 716 or the vias 726 may be through vias, which extend the entire height of the PCB 610 or the packaging substrate 620 , respectively.
- Voltage is provided to the active portion of the voltage regulator 640 , for example, through the electrical path 624 . Regulated voltage is then output to the vias 726 and the vias 716 .
- An electrical path 727 couples one of the vias 726 to the embedded capacitor 660 , which is coupled to the die 630 through the electrical path 628 .
- FIG. 7B is a cross-sectional view illustrating an exemplary voltage regulator with a wirebond inductance.
- a wirebond 750 couples the active portion of the voltage regulator 640 to one of the vias 716 .
- the wirebond 750 , the vias 716 and the conducting layer 730 provide inductance to the active portion of the voltage regulator 640 .
- FIGS. 8A-C are block diagrams illustrating paths through a packaging substrate and PCB that may provide inductance.
- FIG. 8A is a block diagram illustrating a path 800 through a packaging substrate and PCB according to one embodiment.
- a top conductive layer 802 and a bottom conductive layer 810 of a packaging substrate are shown.
- Inner layers 804 , 806 of the packaging substrate are also shown.
- a through via 805 couples the top conductive layer 802 and the bottom conductive layer 810 .
- a packaging connection 812 may be a bump of a ball grid array and couples the bottom conductive layer 810 to a top conductive layer 820 of a PCB.
- a through via 822 couples the top conductive layer 820 to a bottom conductive layer 830 .
- the bottom conductive layer 830 may be an interconnect that couples to another through via in the PCB.
- the amount of inductance in the path 800 is proportional to a length of the path 800 .
- FIG. 8B is a block diagram illustrating a path 840 having a longer length than the path 800 .
- a bottom conductive layer 842 couples the through via 822 to another through via in the PCB.
- the bottom conductive layer 842 includes extra length, for example in a coil, which increases the inductance of the path 840 .
- FIG. 8C is a block diagram illustrating a path 850 having a longer length than the path 830 .
- An inductor coil 852 mounted on a back side of the PCB couples the through via 822 to another through via in the PCB.
- a coiled wire 854 wraps around a block 852 to extend the length of the path 850 .
- a voltage regulator with passives embedded in packaging maintains a short and low inductive path from the voltage regulator to the die. Additionally, increased voltage regulator control loop bandwidth increases operating frequency and shortens a feedback path to the voltage regulator.
- Passive components embedded in the packaging substrate allows increased inductance and capacitance values. Further, the embedded passive components reduce packaging substrate top side area consumed by passive components.
- through silicon via includes the word silicon, it is noted that through silicon vias are not necessarily constructed in silicon. Rather, the material can be any device substrate material.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
A semiconductor packaging system has a packaging substrate into which inductors and/or capacitors are partially or completely embedded. An active portion of a voltage regulator is mounted on the packaging substrate and supplies regulated voltage to a die also mounted on the packaging substrate. Alternatively, the active portion of the voltage regulator is integrated into the die the voltage regulator supplies voltage to. The voltage regulator cooperates with the inductors and/or capacitors to supply voltage to the die. The inductors may be through vias in the packaging substrate. For additional inductance, through vias in a printed circuit board on which the packaging substrate is mounted may couple to the through vias in the packaging substrate.
Description
- The present disclosure generally relates to integrated circuits (ICs). More specifically, the present disclosure relates to manufacturing integrated circuits.
- Integrated circuits (ICs) are fabricated on wafers. Commonly, these wafers are semiconductor materials, such as silicon, and singulated to form individual dies. Through efforts of research and development, the size of the transistors making up the ICs has decreased to 45 nm and will soon decrease to 32 nm. As transistor size decreases, the supply voltage to the transistors decreases. The supply voltage is conventionally smaller than wall voltages available in most countries or battery voltages used in portable devices. For example, an IC may operate at 1.25 Volts whereas the wall voltage is 120V or 240V. In a portable device, such as cellular phone, the battery voltage may range from 6V at full charge to 3V at near empty charge.
- A semiconductor die may be coupled to a voltage regulator that converts available voltages at wall outlets or batteries to lower voltages used by the die. The voltage regulator ensures a constant voltage supply is provided to the die. This is an important function, because the ability of transistors to tolerate voltages under or over the target voltage is small. Only tenths of a volt lower may create erratic results in the die; only tenths of a volt higher may damage the die.
- Dies are mounted on a packaging substrate, and the packaging substrate is mounted on a printed circuit board (PCB) approximately 1-2 mm thick during assembly. Conventionally, the voltage regulator is located on the PCB with the die to which the voltage regulator supplies voltage. Placing the voltage regulator on the PCB separate from the die results in a voltage drop between the voltage regulator and the die that the voltage regulator supplies. For example, at a supply voltage of 1.125 Volts, a voltage drop of 0.100V may occur between the voltage regulator and the die as the voltage passes through the PCB, packaging substrate, and die. As the supply voltage decreases with shrinking transistor size, the voltage drop becomes a significant fraction of the supply voltage. Additionally, placing the voltage regulator on the PCB requires the use of pins on the die to allow the die to communicate with the voltage regulator. The die may send commands to the voltage regulator such as sleep or wake-up for scaling up or scaling down the voltage supply. The additional pins consume space on the die that could otherwise be eliminated.
- Reducing the voltage drop from the voltage regulator to the die improves performance of the die. Maximum frequency of a die scales proportionally with supply voltage. For example, eliminating a voltage drop of 0.100V may increase a maximum frequency (fmax) of the die by 100 MHz. Alternatively, if the voltage drop is reduced and maximum frequency not increased, power consumption in the die is reduced. Power consumption is proportional to capacitance multiplied by a square of the supply voltage. Thus, reducing the supply voltage may result in significant power savings.
- Further, conventional voltage regulators have slow response times due to the distance between the voltage regulator and the die. In the event the current transients are too fast for the voltage regulator to respond, decoupling capacitors provide additional power to the die. Voltage regulators located on the PCB often have response times in the microsecond range. Thus, large decoupling capacitors are placed on the packaging substrate to compensate for slow response times. The large decoupling capacitors occupy a large area. One conventional arrangement includes a bulk capacitor of microFarads and a multi-layer chip capacitor (MLCC) having hundreds of nanoFarads along with the voltage regulator on the PCB. The combination of the bulk capacitor and the MLCC supplies voltage to the die while the voltage regulator responds to the current transient.
- Attempts have been made to place voltage regulators on the dies. However, voltage regulators include passive components such as inductors and capacitors that are also embedded in the dies. Passive devices consume die area, which increases manufacturing cost. For example, a die manufactured using 45 nm technology has a capacitance density of 10 femtoFarads/μm2. At this density a suitable amount of capacitance may consume over 2.5 mm2. Providing inductance to the voltage regulator conventionally uses an on-die inductor or a discrete inductor mounted on the packaging substrate. In addition to consuming large areas on a die, conventional on-die inductors have a low quality factor.
- A quality factor for passive components embedded in a die is low because the passive components are manufactured thin to fit in the die. As the amount of conducting material shrinks, conductive or magnetic losses increase and degrade the quality factor. The quality factor is defined by the energy stored in a passive component versus energy dissipated in the passive component, for a passive component embedded in a die is low.
- Thus, there is a need for a voltage regulator that is in close proximity to the die without consuming large amounts of die area.
- According to one aspect of the disclosure, a voltage regulator has a passive portion at least partially embedded in a packaging substrate. The voltage regulator also has an an active portion fabricated in a die coupled to the passive portion.
- According to another aspect of the disclosure, a method of supplying voltage to a die mounted on a packaging substrate includes mounting an active portion of a voltage regulator on the packaging substrate. The method also includes coupling the active portion of the voltage regulator to at least one passive component at least partially embedded in the packaging substrate. The method further includes coupling the die to the at least one passive component.
- According to yet another aspect of the disclosure, a method of supplying power to a die includes providing a supply voltage to an active portion of a voltage regulator mounted on a packaging substrate mounted on a printed circuit board. The method also includes passing the supply voltage from the active portion of the voltage regulator to at least one inductor at least partially embedded in the packaging substrate. The method further includes passing the supply voltage from the at least one inductor to at least one capacitor at least partially embedded in the packaging substrate. The method also includes passing the supply voltage from the at least one capacitor to the die.
- According to a further aspect of the disclosure, a semiconductor packaging system includes a packaging substrate into which at least one means for storing energy is at least partially embedded. The semiconductor packaging system also includes means for regulating voltage mounted on the packaging substrate. The regulating voltage means cooperating with the energy storing means.
- The foregoing has outlined rather broadly the features and technical advantages of the present disclosure in order that the detailed description that follows may be better understood. Additional features and advantages will be described hereinafter which form the subject of the claims of the disclosure. It should be appreciated by those skilled in the art that the conception and specific embodiments disclosed may be readily utilized as a basis for modifying or designing other structures for carrying out the same purposes of the present disclosure. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the technology of the disclosure as set forth in the appended claims. The novel features which are believed to be characteristic of the disclosure, both as to its organization and method of operation, together with further objects and advantages will be better understood from the following description when considered in connection with the accompanying figures. It is to be expressly understood, however, that each of the figures is provided for the purpose of illustration and description only and is not intended as a definition of the limits of the present disclosure.
- For a more complete understanding of the present disclosure, reference is now made to the following description taken in conjunction with the accompanying drawings.
-
FIG. 1 is a block diagram showing an exemplary wireless communication system in which an embodiment of the disclosure may be advantageously employed. -
FIG. 2 is a block diagram illustrating a design workstation used for circuit, layout, and logic design of the disclosed semiconductor IC package. -
FIG. 3 is a cross-sectional view illustrating a conventional voltage regulator on a printed circuit board. -
FIG. 4 is a block diagram illustrating an exemplary voltage regulator on a die according to a first embodiment. -
FIG. 5 is a cross-sectional view illustrating an exemplary voltage regulator on a die with an embedded parasitic inductance according to a second embodiment. -
FIG. 6 is a cross-sectional view illustrating an exemplary voltage regulator on a packaging substrate according to a third embodiment. -
FIG. 7A is a cross-sectional view illustrating an exemplary voltage regulator on a packaging substrate with a parasitic inductance according to a fourth embodiment. -
FIG. 7B is a cross-sectional view illustrating an exemplary voltage regulator with a wirebond inductance according to a fifth embodiment. -
FIGS. 8A-C are block diagram illustrating paths through a packaging substrate and printed circuit board that may provide inductance. -
FIG. 1 is a block diagram showing an exemplarywireless communication system 100 in which an embodiment of the disclosure may be advantageously employed. For purposes of illustration,FIG. 1 shows threeremote units base stations 140. It will be recognized that wireless communication systems may have many more remote units and base stations.Remote units IC devices FIG. 1 shows forward link signals 180 from thebase station 140 to theremote units remote units base stations 140. - In
FIG. 1 , theremote unit 120 is shown as a mobile telephone, theremote unit 130 is shown as a portable computer, and the remote unit 150 is shown as a fixed location remote unit in a wireless local loop system. For example, the remote units may be a device such as a music player, a video player, an entertainment unit, a navigation device, a communications device, a personal digital assistant (PDA), a fixed location data unit, and a computer. AlthoughFIG. 1 illustrates remote units according to the teachings of the disclosure, the disclosure is not limited to these exemplary illustrated units. The disclosure may be suitably employed in any device which includes semiconductor components, as described below. -
FIG. 2 is a block diagram illustrating a design workstation for circuit, layout, and design of a semiconductor part as disclosed below. Adesign workstation 200 includes ahard disk 201 containing operating system software, support files, and design software such as Cadence or OrCAD. Thedesign workstation 200 also includes a display to facilitate design of asemiconductor part 210 that may include a circuit and semiconductor dies. Astorage medium 204 is provided for tangibly storing thesemiconductor part 210. Thesemiconductor part 210 may be stored on thestorage medium 204 in a file format such as GDSII or GERBER. Thestorage medium 204 may be a CD-ROM, DVD, hard disk, flash memory, or other appropriate device. Furthermore, thedesign workstation 200 includes adrive apparatus 203 for accepting input from or writing output to thestorage medium 204. - Data recorded on the
storage medium 204 may specify logic circuit configurations, pattern data for photolithography masks, or mask pattern data for serial write tools such as electron beam lithography. Providing data on thestorage medium 204 facilitates the design of thesemiconductor part 210 by decreasing the number of processes for designing circuits and semiconductor dies. -
FIG. 3 is a cross-sectional view illustrating a conventional voltage regulator on a printed circuit board. AnIC product 300 includes a printed circuit board (PCB) 310 that supports packaging substrates and provides communication between packaging substrates on thePCB 310. Apackaging substrate 320 is coupled to thePCB 310 through apackaging connection 322 such as bumps or pillars and includes through vias 324 to enable communications between thePCB 310 and adie 330. Thedie 330 is coupled to thepackaging substrate 320 through aninterconnect structure 332 such as bumps or pillars. - A
voltage regulator 340 is coupled to thePCB 310 through apackaging connection 342. Thevoltage regulator 340 conventionally couples to discrete passive components such as inductors and capacitors mounted on thePCB 310. Low inductance passes (not shown) provide power from thevoltage regulator 340 to thedie 330. The low inductance passes are restricted in location on thePCB 310, which also restricts location of thevoltage regulator 340. Thus, the distance between thevoltage regulator 340 and thedie 330 has a fixed minimum based on thePCB 310. - For the reasons discussed above including large voltage drop between the voltage regulator and the die, slow response times due to distance from the die to the voltage regulator, increased PCB size, the use of large decoupling capacitors, and the use of additional pins on the die to communicate with the voltage regulator, locating a voltage regulator on the PCB separate from the packaging substrate may not provide sufficient voltages to the die for proper operation. If the supply voltage drops below an acceptable level, the circuits on the die may output incorrect results or stop working completely.
- According to one embodiment, a voltage regulator may be integrated into the die. An integrated voltage regulator in the die does not use additional pins for communicating with the die. Instead, communication occurs through interconnects in the die. The integrated voltage regulator is also closer to the die resulting in quicker response times to current transients and smaller decoupling capacitors to filter the output of the voltage regulator. Furthermore, passive components may be embedded in the packaging substrate to reduce area on the die occupied by the voltage regulator.
- Passive components may be embedded in a packaging substrate or a PCB. Embedding the passive components maintains a short path having low inductance from the voltage regulator to the die. Further, the voltage regulator control loop bandwidth is increased by the higher switching frequency and shortened feedback path between the voltage regulator and the die.
- Larger inductance values are achieved by embedding passive components in comparison to conventional parasitic air-core inductors in packaging substrate routing or PCB routing. Embedding passive components also reduces die size by reducing or eliminating discrete passive components of the voltage regulator, which may otherwise be located side-by-side with the die.
-
FIG. 4 is a cross-sectional view illustrating an exemplary voltage regulator on a die according to a first embodiment. AnIC product 400 includes apackaging substrate 420 coupled to aPCB 410 through apackaging connection 422 such as bumps or pillars. Thepackaging substrate 420 includes embedded passive components that may store energy in magnetic or electric form. For example, an embeddedinductor 450 and an embeddedcapacitor 460 are at least partially embedded in thepackaging substrate 420. The embeddedinductor 450 and/or the embeddedcapacitor 460 may use embedded die substrate (EDS) technology. In one embodiment, the embeddedcapacitor 460 may have capacitance values in the hundreds of nanoFarads and provide decoupling capacitance to adie 430. Thedie 430 is coupled to thepackaging substrate 420 through aninterconnect structure 432 such as bumps or pillars. - Manufacturing the embedded
inductor 450 and the embeddedcapacitor 460 in thepackaging substrate 420 may use a lamination process according to one embodiment. For example, thepackaging substrate 420 may start as a core with two internal layers separated by a thick dielectric layer. Holes are placed in the substrate using a laser drilling process and tape placed on a backside of the core. The holes are filled to form the embeddedinductor 450 and the embeddedcapacitor 460, and a top side of the core is laminated. The embeddedinductor 450 may be, for example, non air-core inductors to obtain higher inductance values than air-core inductors. Next, tape is peeled off the back side of the core, and the back side of the core is laminated. The inductance of the embeddedinductor 450 and the capacitance of the embeddedcapacitor 460 are selected, in part, from parameters including a supply voltage of thedie 430 and an operating frequency of thedie 430. Passive components located in thepackaging substrate 420 may use thicker copper than passive components located in a die and thus have smaller losses and a higher quality (Q) factor. - An active portion of a
voltage regulator 440 is fabricated on thedie 430 and includes, for example, a driver stage, a feedback stage, and/or a digital controller. The active portion of thevoltage regulator 440 communicates with the embeddedinductor 450 through anelectrical path 426. Anelectrical path 427 couples the embeddedinductor 450 to the embeddedcapacitor 460. Anelectrical path 428 couples the embeddedcapacitor 460 to thedie 430. Anelectrical path 424 enables communication from thedie 430 to thePCB 410. Theelectrical path 424 may be used, for example, to provide voltage to the active portion of thevoltage regulator 440. That is, regulated voltage provided to the die 430 passes through theelectrical path 424 to the active portion of thevoltage regulator 440, then to the embeddedinductor 450, and the embeddedcapacitor 460. - In one embodiment, the active portion of the
voltage regulator 440 is integrated in thedie 430. Thus, the active portion of thevoltage regulator 440 responds quickly to current transients that occur in thedie 430. According to one embodiment, the active portion of thevoltage regulator 440 has a response frequency of approximately 200 MHz. Additionally, embedded passive components such as the embeddedinductor 450 and the embeddedcapacitor 460 in thepackaging substrate 420 reduce area on thedie 430 that would otherwise be occupied by passive components. Thevoltage regulator 440 with embedded passive components as described above may, according to one embodiment, provide currents of several amps to thedie 430. - In an alternative configuration, some of the embedded passive components may be replaced with vias in the packaging substrates.
FIG. 5 is a cross-sectional view illustrating an exemplary voltage regulator on a die with an embedded parasitic inductance according to a second embodiment. - The
packaging substrate 420 includesvias 526 having a parasitic inductance used by the active portion of thevoltage regulator 440 as inductors for supplying voltage to thedie 430. Thevias 526 may be through vias, which extend the entire height of thepackaging substrate 420. The throughvias 526 may be coupled through thepackaging connection 422 to throughvias 516 in thePCB 410 if a larger inductance is desired than obtained with the throughvias 526 alone. The use of parasitic inductance in through vias within the packaging substrate as a passive component simplifies semiconductor manufacturing by reducing a number of processes to embed inductors in the packaging substrate. - According to a third embodiment, an active portion of a voltage regulator may be separated from the die and mounted on the packaging substrate.
FIG. 6 is a cross-sectional view illustrating an exemplary voltage regulator on a packaging substrate according to a third embodiment. AnIC product 600 includes apackaging substrate 620 coupled to aPCB 610 through apackaging connection 622 such as bumps or pillars. Adie 630 is coupled to thepackaging substrate 620 through aninterconnect structure 632 such as bumps or pillars. Additionally, an active portion of avoltage regulator 640 is coupled to thepackaging substrate 620 through aninterconnect structure 642 such as bumps or pillars. Inside thepackaging substrate 620 is an embeddedinductor 650 and an embeddedcapacitor 660. - The embedded
capacitor 660 is coupled to the die 630 through anelectrical path 628 and to the embeddedinductor 650 through anelectrical path 627. The embeddedinductor 650 is coupled to the active portion of thevoltage regulator 640 by anelectrical path 626. Voltage is provided to the active portion of thevoltage regulator 640 by anelectrical path 624 from thePCB 610 through thepackaging connection 622, theelectrical path 624, and theinterconnect structure 642. - The voltage regulator of
FIG. 6 is an off-die voltage regulator coupled to the same packaging substrate as the die to which the voltage regulator supplies voltage. Locating the active portion of the voltage regulator on the packaging substrate but separate from the die allows different processes to be used for manufacturing the active portion of the voltage regulator and the die. For example, the die may be fabricated with 32 nm or 45 nm processes while the active portion of the voltage regulator may be fabricated with 0.18 μm processes. Additionally, the active portion of the voltage regulator may be manufactured at a different fabrication site than the die. - Turning now to a fourth embodiment, some of the embedded passive components may be replaced with vias in the packaging substrates.
FIG. 7A is a cross-sectional view illustrating an exemplary voltage regulator on a packaging substrate with a parasitic inductance according to a fourth embodiment. AnIC product 700 includesvias 726 in thepackaging substrate 620 having a parasitic inductance that act as a filter for voltage provided from the active portion of thevoltage regulator 640.Additional vias 716 in thePCB 610 may couple to thevias 726 through thepackaging connection 622, if additional inductance is desired. Thevias 716 are coupled through aconducting layer 730 on thePCB 610. Thevias 716 or thevias 726 may be through vias, which extend the entire height of thePCB 610 or thepackaging substrate 620, respectively. - Voltage is provided to the active portion of the
voltage regulator 640, for example, through theelectrical path 624. Regulated voltage is then output to thevias 726 and thevias 716. Anelectrical path 727 couples one of thevias 726 to the embeddedcapacitor 660, which is coupled to the die 630 through theelectrical path 628. - According to a fifth embodiment, inductance is provided by wirebonds.
FIG. 7B is a cross-sectional view illustrating an exemplary voltage regulator with a wirebond inductance. A wirebond 750 couples the active portion of thevoltage regulator 640 to one of thevias 716. Thewirebond 750, thevias 716 and theconducting layer 730 provide inductance to the active portion of thevoltage regulator 640. - Embedded passives in which through vias provide inductance for a voltage regulator will now be described in further detail.
FIGS. 8A-C are block diagrams illustrating paths through a packaging substrate and PCB that may provide inductance.FIG. 8A is a block diagram illustrating apath 800 through a packaging substrate and PCB according to one embodiment. A topconductive layer 802 and a bottomconductive layer 810 of a packaging substrate are shown.Inner layers conductive layer 802 and the bottomconductive layer 810. Apackaging connection 812 may be a bump of a ball grid array and couples the bottomconductive layer 810 to a topconductive layer 820 of a PCB. A through via 822 couples the topconductive layer 820 to a bottomconductive layer 830. The bottomconductive layer 830 may be an interconnect that couples to another through via in the PCB. The amount of inductance in thepath 800 is proportional to a length of thepath 800. -
FIG. 8B is a block diagram illustrating apath 840 having a longer length than thepath 800. A bottomconductive layer 842 couples the through via 822 to another through via in the PCB. The bottomconductive layer 842 includes extra length, for example in a coil, which increases the inductance of thepath 840. -
FIG. 8C is a block diagram illustrating apath 850 having a longer length than thepath 830. Aninductor coil 852 mounted on a back side of the PCB couples the through via 822 to another through via in the PCB. In this embodiment, acoiled wire 854 wraps around ablock 852 to extend the length of thepath 850. - A voltage regulator with passives embedded in packaging maintains a short and low inductive path from the voltage regulator to the die. Additionally, increased voltage regulator control loop bandwidth increases operating frequency and shortens a feedback path to the voltage regulator. Passive components embedded in the packaging substrate allows increased inductance and capacitance values. Further, the embedded passive components reduce packaging substrate top side area consumed by passive components.
- Although the terminology “through silicon via” includes the word silicon, it is noted that through silicon vias are not necessarily constructed in silicon. Rather, the material can be any device substrate material.
- Although the present disclosure and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the technology of the disclosure as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.
Claims (22)
1. A voltage regulator, comprising:
a passive portion at least partially embedded in a packaging substrate; and
an active portion fabricated in a die coupled to the passive portion.
2. The voltage regulator of claim 1 , in which the passive portion comprises at least one capacitor.
3. The voltage regulator of claim 2 , in which the at least one capacitor is an embedded die.
4. The voltage regulator of claim 1 , in which the die is mounted on the packaging substrate.
5. The voltage regulator of claim 4 , further comprising:
a second die mounted on the packaging substrate to which the active portion supplies voltage.
6. The voltage regulator of claim 1 , in which the passive portion comprises at least one inductor.
7. The voltage regulator of claim 6 , in which the passive portion further comprises at least one capacitor.
8. The voltage regulator of claim 6 , in which the at least one inductor comprises a first plurality of through vias in the packaging substrate.
9. The voltage regulator of claim 8 , in which the at least one inductor further comprises a second plurality of through vias in a printed circuit board that couples to the first plurality of through vias in the packaging substrate.
10. The voltage regulator of claim 9 , further comprising a coil that couples the second plurality of through vias.
11. The voltage regulator of claim 10 , in which the coil comprises an inductor coil mounted on a back side of the printed circuit board, the inductor coil wrapping a core.
12. The voltage regulator of claim 1 , integrated into a device selected from a group consisting of a music player, a video player, an entertainment unit, a navigation device, a communications device, a personal digital assistant (PDA), a fixed location data unit, and a computer.
13. A method of supplying voltage to a die mounted on a packaging substrate, the method comprising:
mounting an active portion of a voltage regulator on the packaging substrate; and
coupling the active portion of the voltage regulator to at least one passive component at least partially embedded in the packaging substrate; and
coupling the die to the at least one passive component.
14. The method of claim 13 , in which mounting the active portion of the voltage regulator comprises mounting the die on the packaging substrate, the die including the active portion of the voltage regulator.
15. The method of claim 13 , in which coupling the active portion of the voltage regulator to at least one passive component comprises coupling the active portion of the voltage regulator to at least one through via that provides inductance to the active portion of the voltage regulator.
16. The method of claim 13 , in which coupling the active portion of the voltage regulator to at least one passive component comprises:
coupling the active portion of the voltage regulator to at least one capacitor at least partially embedded in the packaging substrate; and
coupling the active portion of the voltage regulator to at least one inductor at least partially embedded in the packaging substrate.
17. A method of supplying power to a die, the method comprising:
providing a supply voltage to an active portion of a voltage regulator mounted on a packaging substrate mounted on a printed circuit board;
passing the supply voltage from the active portion of the voltage regulator to at least one inductor at least partially embedded in the packaging substrate;
passing the supply voltage from the at least one inductor to at least one capacitor at least partially embedded in the packaging substrate; and
passing the supply voltage from the at least one capacitor to the die.
18. The method of claim 17 , in which passing the supply voltage to at least one inductor comprises passing the supply voltage to a first plurality of through vias in the packaging substrate.
19. The method of claim 18 , further comprising:
passing the supply voltage from the first plurality of through vias in the packaging substrate to a second plurality of through vias in the printed circuit board; and
passing the supply voltage from the second plurality of through vias in the printed circuit board to the first plurality of through vias in the packaging substrate.
20. A semiconductor packaging system, comprising:
a packaging substrate into which at least one means for storing energy is at least partially embedded; and
means for regulating voltage mounted on the packaging substrate and cooperating with the energy storing means.
21. The semiconductor packaging system of claim 20 , further comprising:
a first die mounted on the packaging substrate into which the voltage regulating means is integrated; and
a second die mounted on the packaging substrate, the second die receiving regulated voltage from the voltage regulating means.
22. The semiconductor packaging system of claim 20 , in which the energy storing means stores at least one of magnetic energy and electric energy.
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/552,321 US20110050334A1 (en) | 2009-09-02 | 2009-09-02 | Integrated Voltage Regulator with Embedded Passive Device(s) |
PCT/US2010/047538 WO2011028806A1 (en) | 2009-09-02 | 2010-09-01 | Integrated voltage regulator with embedded passive device(s) |
US13/108,335 US20110215863A1 (en) | 2009-09-02 | 2011-05-16 | Integrated Voltage Regulator with Embedded Passive Device(s) |
US13/367,932 US8692368B2 (en) | 2009-09-02 | 2012-02-07 | Integrated voltage regulator method with embedded passive device(s) |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/552,321 US20110050334A1 (en) | 2009-09-02 | 2009-09-02 | Integrated Voltage Regulator with Embedded Passive Device(s) |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/108,335 Division US20110215863A1 (en) | 2009-09-02 | 2011-05-16 | Integrated Voltage Regulator with Embedded Passive Device(s) |
US13/367,932 Division US8692368B2 (en) | 2009-09-02 | 2012-02-07 | Integrated voltage regulator method with embedded passive device(s) |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110050334A1 true US20110050334A1 (en) | 2011-03-03 |
Family
ID=43037102
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/552,321 Abandoned US20110050334A1 (en) | 2009-09-02 | 2009-09-02 | Integrated Voltage Regulator with Embedded Passive Device(s) |
US13/108,335 Abandoned US20110215863A1 (en) | 2009-09-02 | 2011-05-16 | Integrated Voltage Regulator with Embedded Passive Device(s) |
US13/367,932 Active US8692368B2 (en) | 2009-09-02 | 2012-02-07 | Integrated voltage regulator method with embedded passive device(s) |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/108,335 Abandoned US20110215863A1 (en) | 2009-09-02 | 2011-05-16 | Integrated Voltage Regulator with Embedded Passive Device(s) |
US13/367,932 Active US8692368B2 (en) | 2009-09-02 | 2012-02-07 | Integrated voltage regulator method with embedded passive device(s) |
Country Status (2)
Country | Link |
---|---|
US (3) | US20110050334A1 (en) |
WO (1) | WO2011028806A1 (en) |
Cited By (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110108947A1 (en) * | 2009-11-12 | 2011-05-12 | Guzek John S | Microelectronic device and method of manufacturing same |
US20110215863A1 (en) * | 2009-09-02 | 2011-09-08 | Qualcomm Incorporated | Integrated Voltage Regulator with Embedded Passive Device(s) |
US20130257525A1 (en) * | 2012-03-30 | 2013-10-03 | Stephen V. Kosonocky | Circuit board with integrated voltage regulator |
US20140217547A1 (en) * | 2012-03-29 | 2014-08-07 | Adel A. Elsherbini | Semiconductor package with air core inductor (aci) and magnetic core inductor (mci) |
US20140268615A1 (en) * | 2013-03-14 | 2014-09-18 | Qualcomm Incorporated | Two-stage power delivery architecture |
GB2520149A (en) * | 2013-09-27 | 2015-05-13 | Intel Corp | Die package with superposer substrate for passive components |
US9048112B2 (en) | 2010-06-29 | 2015-06-02 | Qualcomm Incorporated | Integrated voltage regulator with embedded passive device(s) for a stacked IC |
CN104916623A (en) * | 2014-03-12 | 2015-09-16 | 联发科技股份有限公司 | Semiconductor package and method for fabricating base for semiconductor package |
US20150271913A1 (en) * | 2014-03-18 | 2015-09-24 | Texas Instruments Deutschland Gmbh | Electronic device package with vertically integrated capacitors |
US20160095225A1 (en) * | 2014-09-26 | 2016-03-31 | Qualcomm Incorporated | Inductor system for multi-phase power management integrated circuits |
US20170178786A1 (en) * | 2015-12-17 | 2017-06-22 | William J. Lambert | Helical plated through-hole package inductor |
CN107408534A (en) * | 2015-02-11 | 2017-11-28 | 恩都冉科技 | Switching power stage with Integrated passive assembly |
US10096582B2 (en) | 2016-07-08 | 2018-10-09 | Cisco Technology, Inc. | Enhanced power distribution to application specific integrated circuits (ASICS) |
WO2019130746A1 (en) * | 2017-12-27 | 2019-07-04 | 株式会社村田製作所 | Semiconductor composite device and package substrate used therein |
US10396046B2 (en) * | 2017-12-29 | 2019-08-27 | Intel Corporation | Substrate assembly with magnetic feature |
CN111052374A (en) * | 2017-09-29 | 2020-04-21 | 英特尔公司 | Multi-stage distributed clamper |
US20210043511A1 (en) * | 2015-09-30 | 2021-02-11 | Apple Inc. | Structure and Method for Fabricating a Computing System with an Integrated Voltage Regulator Module |
US10971440B2 (en) * | 2016-09-30 | 2021-04-06 | Intel Coropration | Semiconductor package having an impedance-boosting channel |
US11011466B2 (en) | 2019-03-28 | 2021-05-18 | Advanced Micro Devices, Inc. | Integrated circuit package with integrated voltage regulator |
JP2021077891A (en) * | 2019-11-08 | 2021-05-20 | 華為技術有限公司Huawei Technologies Co.,Ltd. | Chip power supply system, chip, pcb, and computer device |
US11070747B2 (en) * | 2010-04-23 | 2021-07-20 | Flir Systems, Inc. | Segmented focal plane array architecture |
WO2021241325A1 (en) | 2020-05-28 | 2021-12-02 | 株式会社村田製作所 | Module |
US11443892B2 (en) | 2018-06-27 | 2022-09-13 | Intel Corporation | Substrate assembly with encapsulated magnetic feature |
US11462463B2 (en) * | 2018-09-27 | 2022-10-04 | Intel Corporation | Microelectronic assemblies having an integrated voltage regulator chiplet |
US11482516B2 (en) * | 2019-12-19 | 2022-10-25 | Samsung Electronics Co., Ltd. | Semiconductor package and method of manufacturing the same |
US11721677B2 (en) * | 2018-12-27 | 2023-08-08 | Intel Corporation | Microelectronic assemblies having an integrated capacitor |
US11972909B2 (en) | 2019-08-27 | 2024-04-30 | Murata Manufacturing Co., Ltd. | Capacitor, connection structure, and method for manufacturing capacitor |
WO2024107521A1 (en) * | 2022-11-16 | 2024-05-23 | Qualcomm Incorporated | A package substrate and/or a board with a shared power distribution network |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9035194B2 (en) * | 2012-10-30 | 2015-05-19 | Intel Corporation | Circuit board with integrated passive devices |
US20140167900A1 (en) | 2012-12-14 | 2014-06-19 | Gregorio R. Murtagian | Surface-mount inductor structures for forming one or more inductors with substrate traces |
TWI518868B (en) * | 2013-02-05 | 2016-01-21 | 聯詠科技股份有限公司 | Integrated circuit |
US20140225706A1 (en) * | 2013-02-13 | 2014-08-14 | Qualcomm Incorporated | In substrate coupled inductor structure |
US9343418B2 (en) * | 2013-11-05 | 2016-05-17 | Xilinx, Inc. | Solder bump arrangements for large area analog circuitry |
US20150237732A1 (en) * | 2014-02-18 | 2015-08-20 | Qualcomm Incorporated | Low-profile package with passive device |
SG11201704301RA (en) * | 2014-12-24 | 2017-07-28 | Intel Corp | Integrated passive components in a stacked integrated circuit package |
US9847323B1 (en) * | 2015-08-19 | 2017-12-19 | Xilinx, Inc. | Integrated circuit package having voltage regulation circuitry |
US20170092412A1 (en) * | 2015-09-26 | 2017-03-30 | Mathew J. Manusharow | Package integrated power inductors using lithographically defined vias |
US20200328676A1 (en) * | 2016-05-31 | 2020-10-15 | The Regents Of The University Of Colorado, A Body Corporate | Smart cable and methods thereof |
US10083922B2 (en) * | 2016-11-23 | 2018-09-25 | Intel Corporation | Inductor interconnect |
US11430740B2 (en) * | 2017-03-29 | 2022-08-30 | Intel Corporation | Microelectronic device with embedded die substrate on interposer |
US11264160B2 (en) * | 2018-07-23 | 2022-03-01 | Intel Corporation | Extended package air core inductor |
US11984439B2 (en) | 2018-09-14 | 2024-05-14 | Intel Corporation | Microelectronic assemblies |
US11417593B2 (en) | 2018-09-24 | 2022-08-16 | Intel Corporation | Dies with integrated voltage regulators |
US11450560B2 (en) | 2018-09-24 | 2022-09-20 | Intel Corporation | Microelectronic assemblies having magnetic core inductors |
US11955418B2 (en) * | 2021-07-23 | 2024-04-09 | Cypress Semiconductor Corporation | Compact routing package for high frequency isolation |
US11844199B2 (en) | 2022-01-26 | 2023-12-12 | Advanced Semiconductor Engineering, Inc. | Electronic device |
US20230261570A1 (en) * | 2022-02-11 | 2023-08-17 | Applied Materials, Inc. | Tunable integrated voltage regulator |
US20240023239A1 (en) * | 2022-07-14 | 2024-01-18 | Advanced Semiconductor Engineering, Inc. | Electronic device |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6777818B2 (en) * | 2001-10-24 | 2004-08-17 | Intel Corporation | Mechanical support system for a thin package |
US6930381B1 (en) * | 2002-04-12 | 2005-08-16 | Apple Computer, Inc. | Wire bonding method and apparatus for integrated circuit |
US20060071649A1 (en) * | 2004-09-30 | 2006-04-06 | Gerhard Schrom | Apparatus and method for multi-phase transformers |
US20070013080A1 (en) * | 2005-06-29 | 2007-01-18 | Intel Corporation | Voltage regulators and systems containing same |
US20070114651A1 (en) * | 2005-10-29 | 2007-05-24 | Stats Chippac Ltd. | Integrated circuit stacking system with integrated passive components |
US20080002380A1 (en) * | 2006-06-29 | 2008-01-03 | Peter Hazucha | Integrated inductor |
US20080001698A1 (en) * | 2006-06-29 | 2008-01-03 | Peter Hazucha | Integrated inductors |
US7378733B1 (en) * | 2006-08-29 | 2008-05-27 | Xilinx, Inc. | Composite flip-chip package with encased components and method of fabricating same |
US20080169896A1 (en) * | 2007-01-11 | 2008-07-17 | Fuji Electric Device Technology Co., Ltd. | Microminiature power converter |
US7435619B2 (en) * | 2006-02-14 | 2008-10-14 | Stats Chippac Ltd. | Method of fabricating a 3-D package stacking system |
US7667320B2 (en) * | 2004-04-26 | 2010-02-23 | Intel Corporation | Integrated circuit package with improved power signal connection |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3418486B2 (en) | 1994-09-06 | 2003-06-23 | 成興工業株式会社 | Height-adjustable folding chair |
US6809421B1 (en) * | 1996-12-02 | 2004-10-26 | Kabushiki Kaisha Toshiba | Multichip semiconductor device, chip therefor and method of formation thereof |
JPWO2004089049A1 (en) * | 2003-03-28 | 2006-07-06 | Tdk株式会社 | Multilayer substrate and manufacturing method thereof |
JP4202902B2 (en) * | 2003-12-24 | 2008-12-24 | 太陽誘電株式会社 | LAMINATED SUBSTRATE, METHOD FOR DESIGNING MULTIPLE TYPES OF MULTILAYER SUBSTRATES, AND SINTERED LAMINATED SUBSTRATE |
JP4865197B2 (en) * | 2004-06-30 | 2012-02-01 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
US20060071650A1 (en) * | 2004-09-30 | 2006-04-06 | Narendra Siva G | CPU power delivery system |
US7449381B2 (en) * | 2005-07-05 | 2008-11-11 | Endicott Interconect Technologies, Inc. | Method of making a capacitive substrate for use as part of a larger circuitized substrate, method of making said circuitized substrate and method of making an information handling system including said circuitized substrate |
US7807505B2 (en) * | 2005-08-30 | 2010-10-05 | Micron Technology, Inc. | Methods for wafer-level packaging of microfeature devices and microfeature devices formed using such methods |
US7742314B2 (en) * | 2005-09-01 | 2010-06-22 | Ngk Spark Plug Co., Ltd. | Wiring board and capacitor |
US7843302B2 (en) * | 2006-05-08 | 2010-11-30 | Ibiden Co., Ltd. | Inductor and electric power supply using it |
US7685441B2 (en) * | 2006-05-12 | 2010-03-23 | Intel Corporation | Power control unit with digitally supplied system parameters |
JPWO2008084841A1 (en) * | 2007-01-11 | 2010-05-06 | 日本電気株式会社 | Semiconductor device |
US7872356B2 (en) * | 2007-05-16 | 2011-01-18 | Qualcomm Incorporated | Die stacking system and method |
US8222079B2 (en) * | 2007-09-28 | 2012-07-17 | International Business Machines Corporation | Semiconductor device and method of making semiconductor device |
US8270137B2 (en) * | 2007-10-15 | 2012-09-18 | International Rectifier Corporation | Interposer for an integrated DC-DC converter |
US7952160B2 (en) * | 2007-12-31 | 2011-05-31 | Intel Corporation | Packaged voltage regulator and inductor array |
US8582333B2 (en) * | 2008-06-30 | 2013-11-12 | Intel Corporation | Integration of switched capacitor networks for power delivery |
US8723302B2 (en) * | 2008-12-11 | 2014-05-13 | Stats Chippac Ltd. | Integrated circuit package system with input/output expansion |
US20110050334A1 (en) | 2009-09-02 | 2011-03-03 | Qualcomm Incorporated | Integrated Voltage Regulator with Embedded Passive Device(s) |
US9048112B2 (en) * | 2010-06-29 | 2015-06-02 | Qualcomm Incorporated | Integrated voltage regulator with embedded passive device(s) for a stacked IC |
-
2009
- 2009-09-02 US US12/552,321 patent/US20110050334A1/en not_active Abandoned
-
2010
- 2010-09-01 WO PCT/US2010/047538 patent/WO2011028806A1/en active Application Filing
-
2011
- 2011-05-16 US US13/108,335 patent/US20110215863A1/en not_active Abandoned
-
2012
- 2012-02-07 US US13/367,932 patent/US8692368B2/en active Active
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6777818B2 (en) * | 2001-10-24 | 2004-08-17 | Intel Corporation | Mechanical support system for a thin package |
US6930381B1 (en) * | 2002-04-12 | 2005-08-16 | Apple Computer, Inc. | Wire bonding method and apparatus for integrated circuit |
US7667320B2 (en) * | 2004-04-26 | 2010-02-23 | Intel Corporation | Integrated circuit package with improved power signal connection |
US20060071649A1 (en) * | 2004-09-30 | 2006-04-06 | Gerhard Schrom | Apparatus and method for multi-phase transformers |
US20070013080A1 (en) * | 2005-06-29 | 2007-01-18 | Intel Corporation | Voltage regulators and systems containing same |
US20070114651A1 (en) * | 2005-10-29 | 2007-05-24 | Stats Chippac Ltd. | Integrated circuit stacking system with integrated passive components |
US7435619B2 (en) * | 2006-02-14 | 2008-10-14 | Stats Chippac Ltd. | Method of fabricating a 3-D package stacking system |
US20080002380A1 (en) * | 2006-06-29 | 2008-01-03 | Peter Hazucha | Integrated inductor |
US20080001698A1 (en) * | 2006-06-29 | 2008-01-03 | Peter Hazucha | Integrated inductors |
US7378733B1 (en) * | 2006-08-29 | 2008-05-27 | Xilinx, Inc. | Composite flip-chip package with encased components and method of fabricating same |
US20080169896A1 (en) * | 2007-01-11 | 2008-07-17 | Fuji Electric Device Technology Co., Ltd. | Microminiature power converter |
Cited By (60)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110215863A1 (en) * | 2009-09-02 | 2011-09-08 | Qualcomm Incorporated | Integrated Voltage Regulator with Embedded Passive Device(s) |
US8692368B2 (en) | 2009-09-02 | 2014-04-08 | Qualcomm Incorporated | Integrated voltage regulator method with embedded passive device(s) |
US20110108947A1 (en) * | 2009-11-12 | 2011-05-12 | Guzek John S | Microelectronic device and method of manufacturing same |
US9999129B2 (en) * | 2009-11-12 | 2018-06-12 | Intel Corporation | Microelectronic device and method of manufacturing same |
US11070747B2 (en) * | 2010-04-23 | 2021-07-20 | Flir Systems, Inc. | Segmented focal plane array architecture |
US9349692B2 (en) | 2010-06-29 | 2016-05-24 | Qualcomm Incorporated | Integrated voltage regulator with embedded passive device(s) for a stacked IC |
US9048112B2 (en) | 2010-06-29 | 2015-06-02 | Qualcomm Incorporated | Integrated voltage regulator with embedded passive device(s) for a stacked IC |
US20140217547A1 (en) * | 2012-03-29 | 2014-08-07 | Adel A. Elsherbini | Semiconductor package with air core inductor (aci) and magnetic core inductor (mci) |
US20130257525A1 (en) * | 2012-03-30 | 2013-10-03 | Stephen V. Kosonocky | Circuit board with integrated voltage regulator |
WO2013148932A1 (en) * | 2012-03-30 | 2013-10-03 | Advanced Micro Devices, Inc. | Circuit board with integrated voltage regulator |
US10039188B2 (en) | 2013-03-14 | 2018-07-31 | Qualcomm Incorporated | Two-stage power delivery architecture |
US9101068B2 (en) * | 2013-03-14 | 2015-08-04 | Qualcomm Incorporated | Two-stage power delivery architecture |
US20140268615A1 (en) * | 2013-03-14 | 2014-09-18 | Qualcomm Incorporated | Two-stage power delivery architecture |
US10615133B2 (en) | 2013-09-27 | 2020-04-07 | Intel Corporation | Die package with superposer substrate for passive components |
GB2520149B (en) * | 2013-09-27 | 2018-05-16 | Intel Corp | Die package with superposer substrate for passive components |
GB2520149A (en) * | 2013-09-27 | 2015-05-13 | Intel Corp | Die package with superposer substrate for passive components |
US10115604B2 (en) | 2014-03-12 | 2018-10-30 | Mediatek Inc. | Semiconductor package and method for fabricating base for semiconductor package |
US10236187B2 (en) | 2014-03-12 | 2019-03-19 | Mediatek Inc. | Semiconductor package and method for fabricating base for semiconductor package |
CN104916623A (en) * | 2014-03-12 | 2015-09-16 | 联发科技股份有限公司 | Semiconductor package and method for fabricating base for semiconductor package |
US10916449B2 (en) | 2014-03-12 | 2021-02-09 | Mediatek Inc. | Semiconductor package and method for fabricating base for semiconductor package |
US10573536B2 (en) | 2014-03-12 | 2020-02-25 | Mediatek Inc. | Semiconductor package and method for fabricating base for semiconductor package |
US10104764B2 (en) * | 2014-03-18 | 2018-10-16 | Texas Instruments Incorporated | Electronic device package with vertically integrated capacitors |
US20150271913A1 (en) * | 2014-03-18 | 2015-09-24 | Texas Instruments Deutschland Gmbh | Electronic device package with vertically integrated capacitors |
US20160095225A1 (en) * | 2014-09-26 | 2016-03-31 | Qualcomm Incorporated | Inductor system for multi-phase power management integrated circuits |
US10256189B2 (en) | 2015-02-11 | 2019-04-09 | Chaoyang Semiconductor Jiangyin Technology Co., Ltd. | Switched power stage with integrated passive components |
CN107408534A (en) * | 2015-02-11 | 2017-11-28 | 恩都冉科技 | Switching power stage with Integrated passive assembly |
EP3257079A4 (en) * | 2015-02-11 | 2018-11-21 | Chaoyang Semiconductor Jiangyin Technology Co., Ltd. | Switched power stage with integrated passive components |
US20210043511A1 (en) * | 2015-09-30 | 2021-02-11 | Apple Inc. | Structure and Method for Fabricating a Computing System with an Integrated Voltage Regulator Module |
US20230335440A1 (en) * | 2015-09-30 | 2023-10-19 | Apple Inc. | Structure and Method for Fabricating a Computing System with an Integrated Voltage Regulator Module |
US11967528B2 (en) * | 2015-09-30 | 2024-04-23 | Apple Inc. | Structure and method for fabricating a computing system with an integrated voltage regulator module |
US11670548B2 (en) * | 2015-09-30 | 2023-06-06 | Apple Inc. | Structure and method for fabricating a computing system with an integrated voltage regulator module |
US20170178786A1 (en) * | 2015-12-17 | 2017-06-22 | William J. Lambert | Helical plated through-hole package inductor |
US10998120B2 (en) | 2015-12-17 | 2021-05-04 | Intel Corporation | Method of making an inductor |
US10163557B2 (en) * | 2015-12-17 | 2018-12-25 | Intel Corporation | Helical plated through-hole package inductor |
US10096582B2 (en) | 2016-07-08 | 2018-10-09 | Cisco Technology, Inc. | Enhanced power distribution to application specific integrated circuits (ASICS) |
US10971440B2 (en) * | 2016-09-30 | 2021-04-06 | Intel Coropration | Semiconductor package having an impedance-boosting channel |
CN111052374A (en) * | 2017-09-29 | 2020-04-21 | 英特尔公司 | Multi-stage distributed clamper |
US11552020B2 (en) * | 2017-12-27 | 2023-01-10 | Murata Manufacturing Co., Ltd. | Semiconductor composite device and package board used therein |
WO2019130746A1 (en) * | 2017-12-27 | 2019-07-04 | 株式会社村田製作所 | Semiconductor composite device and package substrate used therein |
CN111566811A (en) * | 2017-12-27 | 2020-08-21 | 株式会社村田制作所 | Semiconductor composite device and package substrate used therefor |
US11121123B2 (en) * | 2017-12-27 | 2021-09-14 | Murata Manufacturing Co., Ltd. | Semiconductor composite device and package board used therein |
US20210375841A1 (en) * | 2017-12-27 | 2021-12-02 | Murata Manufacturing Co., Ltd. | Semiconductor composite device and package board used therein |
JPWO2019130746A1 (en) * | 2017-12-27 | 2020-09-17 | 株式会社村田製作所 | Semiconductor composite device and package substrate used for it |
TWI694584B (en) * | 2017-12-27 | 2020-05-21 | 日商村田製作所股份有限公司 | Semiconductor composite device and packaging substrate used therefor |
US10396046B2 (en) * | 2017-12-29 | 2019-08-27 | Intel Corporation | Substrate assembly with magnetic feature |
US11901115B2 (en) | 2018-06-27 | 2024-02-13 | Intel Corporation | Substrate assembly with encapsulated magnetic feature |
US11443892B2 (en) | 2018-06-27 | 2022-09-13 | Intel Corporation | Substrate assembly with encapsulated magnetic feature |
US11462463B2 (en) * | 2018-09-27 | 2022-10-04 | Intel Corporation | Microelectronic assemblies having an integrated voltage regulator chiplet |
US11721677B2 (en) * | 2018-12-27 | 2023-08-08 | Intel Corporation | Microelectronic assemblies having an integrated capacitor |
US12087746B2 (en) | 2018-12-27 | 2024-09-10 | Intel Corporation | Microelectronic assemblies having an integrated capacitor |
US11715691B2 (en) | 2019-03-28 | 2023-08-01 | Advanced Micro Devices, Inc. | Integrated circuit package with integrated voltage regulator |
US11011466B2 (en) | 2019-03-28 | 2021-05-18 | Advanced Micro Devices, Inc. | Integrated circuit package with integrated voltage regulator |
US11972909B2 (en) | 2019-08-27 | 2024-04-30 | Murata Manufacturing Co., Ltd. | Capacitor, connection structure, and method for manufacturing capacitor |
US11387226B2 (en) * | 2019-11-08 | 2022-07-12 | Huawei Technologies Co., Ltd. | Chip power supply system, chip, PCB, and computer device |
JP7087044B2 (en) | 2019-11-08 | 2022-06-20 | 華為技術有限公司 | Chip power supply systems, chips, PCBs, and computer devices |
JP2021077891A (en) * | 2019-11-08 | 2021-05-20 | 華為技術有限公司Huawei Technologies Co.,Ltd. | Chip power supply system, chip, pcb, and computer device |
US11482516B2 (en) * | 2019-12-19 | 2022-10-25 | Samsung Electronics Co., Ltd. | Semiconductor package and method of manufacturing the same |
US11996398B2 (en) * | 2019-12-19 | 2024-05-28 | Samsung Electronics Co., Ltd. | Semiconductor package and method of manufacturing the same |
WO2021241325A1 (en) | 2020-05-28 | 2021-12-02 | 株式会社村田製作所 | Module |
WO2024107521A1 (en) * | 2022-11-16 | 2024-05-23 | Qualcomm Incorporated | A package substrate and/or a board with a shared power distribution network |
Also Published As
Publication number | Publication date |
---|---|
US20120293972A1 (en) | 2012-11-22 |
US20110215863A1 (en) | 2011-09-08 |
US8692368B2 (en) | 2014-04-08 |
WO2011028806A1 (en) | 2011-03-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8692368B2 (en) | Integrated voltage regulator method with embedded passive device(s) | |
US9349692B2 (en) | Integrated voltage regulator with embedded passive device(s) for a stacked IC | |
US20230299668A1 (en) | Power management system switched capacitor voltage regulator with integrated passive device | |
US10039188B2 (en) | Two-stage power delivery architecture | |
US8294240B2 (en) | Through silicon via with embedded decoupling capacitor | |
US11417637B2 (en) | Stacked decoupling capacitors with integration in a substrate | |
CN108604587B (en) | On-chip integrated passive device | |
US20100123215A1 (en) | Capacitor Die Design for Small Form Factors | |
WO2010151814A1 (en) | High density mim capacitor embedded in a substrate | |
KR102541387B1 (en) | Integration and wafer-to-wafer coupling of inductors with advanced-node SYSTEM-ON-CHIP (SOC) using a glass wafer with inductors | |
US9831198B2 (en) | Inductors for integrated voltage regulators | |
US11972897B2 (en) | Magnetic structures and arrangement of inductive paths | |
US11848656B2 (en) | Anti-resonance structure for dampening die package resonance | |
US20240162192A1 (en) | Stacked 3d cache configuration with on-chip power support |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: QUALCOMM INCORPORATED, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PAN, YUANCHENG CHRISTOPHER;CHUA-EOAN, LEW G.;ZHU, ZHI;AND OTHERS;SIGNING DATES FROM 20090730 TO 20090831;REEL/FRAME:023183/0242 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |