KR20080085682A - 전자 장치의 제조 방법, 기판 및 반도체 장치 - Google Patents

전자 장치의 제조 방법, 기판 및 반도체 장치 Download PDF

Info

Publication number
KR20080085682A
KR20080085682A KR1020080017659A KR20080017659A KR20080085682A KR 20080085682 A KR20080085682 A KR 20080085682A KR 1020080017659 A KR1020080017659 A KR 1020080017659A KR 20080017659 A KR20080017659 A KR 20080017659A KR 20080085682 A KR20080085682 A KR 20080085682A
Authority
KR
South Korea
Prior art keywords
layer
conductive layer
protrusion
bump
insulating layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
KR1020080017659A
Other languages
English (en)
Korean (ko)
Inventor
요시히로 마치다
Original Assignee
신꼬오덴기 고교 가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 신꼬오덴기 고교 가부시키가이샤 filed Critical 신꼬오덴기 고교 가부시키가이샤
Publication of KR20080085682A publication Critical patent/KR20080085682A/ko
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H10W70/093—Connecting or disconnecting other interconnections thereto or therefrom, e.g. connecting bond wires or bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
    • H10W70/687—Shapes or dispositions thereof comprising multiple insulating layers characterized by the outer layers being for protection, e.g. solder masks, or for protection against chemical or mechanical damage
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H10P72/743—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H10P72/7438—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support with parts of the auxiliary support remaining in the finished device
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/251—Materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/29—Bond pads specially adapted therefor

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
KR1020080017659A 2007-03-20 2008-02-27 전자 장치의 제조 방법, 기판 및 반도체 장치 Withdrawn KR20080085682A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JPJP-P-2007-00072706 2007-03-20
JP2007072706A JP2008235555A (ja) 2007-03-20 2007-03-20 電子装置の製造方法及び基板及び半導体装置

Publications (1)

Publication Number Publication Date
KR20080085682A true KR20080085682A (ko) 2008-09-24

Family

ID=39773857

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020080017659A Withdrawn KR20080085682A (ko) 2007-03-20 2008-02-27 전자 장치의 제조 방법, 기판 및 반도체 장치

Country Status (5)

Country Link
US (1) US7829378B2 (https=)
JP (1) JP2008235555A (https=)
KR (1) KR20080085682A (https=)
CN (1) CN101271853A (https=)
TW (1) TW200839989A (https=)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20140069544A (ko) * 2012-11-29 2014-06-10 에스케이하이닉스 주식회사 반도체 장치 및 그 형성방법
CN109841588A (zh) * 2017-11-28 2019-06-04 日月光半导体制造股份有限公司 半导体装置封装

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5064158B2 (ja) * 2007-09-18 2012-10-31 新光電気工業株式会社 半導体装置とその製造方法
TWI394249B (zh) * 2008-11-04 2013-04-21 欣興電子股份有限公司 封裝基板結構及其製法
US8946891B1 (en) 2012-09-04 2015-02-03 Amkor Technology, Inc. Mushroom shaped bump on repassivation
CN109637995B (zh) * 2013-09-03 2022-11-22 日月光半导体制造股份有限公司 基板结构、封装结构及其制造方法
CN104617001B (zh) * 2014-12-30 2017-08-11 通富微电子股份有限公司 半导体再布线封装工艺
US10636745B2 (en) * 2017-09-27 2020-04-28 Advanced Semiconductor Engineering, Inc. Semiconductor package device and method of manufacturing the same

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5592736A (en) * 1993-09-03 1997-01-14 Micron Technology, Inc. Fabricating an interconnect for testing unpackaged semiconductor dice having raised bond pads
US6809421B1 (en) * 1996-12-02 2004-10-26 Kabushiki Kaisha Toshiba Multichip semiconductor device, chip therefor and method of formation thereof
US5929521A (en) * 1997-03-26 1999-07-27 Micron Technology, Inc. Projected contact structure for bumped semiconductor device and resulting articles and assemblies
JP3614828B2 (ja) * 2002-04-05 2005-01-26 沖電気工業株式会社 チップサイズパッケージの製造方法
JP4133370B2 (ja) * 2003-01-28 2008-08-13 富士フイルム株式会社 電子ペーパ読取装置
TWI239629B (en) * 2003-03-17 2005-09-11 Seiko Epson Corp Method of manufacturing semiconductor device, semiconductor device, circuit substrate and electronic apparatus
JP2005044899A (ja) * 2003-07-24 2005-02-17 Daiwa Kogyo:Kk 層間接続構造の形成方法及び多層配線基板
JP4723195B2 (ja) * 2004-03-05 2011-07-13 株式会社オクテック プローブの製造方法
JP2005347623A (ja) * 2004-06-04 2005-12-15 Seiko Epson Corp 半導体装置の製造方法

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20140069544A (ko) * 2012-11-29 2014-06-10 에스케이하이닉스 주식회사 반도체 장치 및 그 형성방법
CN109841588A (zh) * 2017-11-28 2019-06-04 日月光半导体制造股份有限公司 半导体装置封装
CN109841588B (zh) * 2017-11-28 2022-08-23 日月光半导体制造股份有限公司 半导体装置封装

Also Published As

Publication number Publication date
US7829378B2 (en) 2010-11-09
US20080230897A1 (en) 2008-09-25
JP2008235555A (ja) 2008-10-02
CN101271853A (zh) 2008-09-24
TW200839989A (en) 2008-10-01

Similar Documents

Publication Publication Date Title
JP5500464B2 (ja) マスクを使用せずに導電性ビアに対して裏面位置合わせを行うことによる半導体構成部品の製造方法
US6939789B2 (en) Method of wafer level chip scale packaging
EP2006908B1 (en) Electronic device and method of manufacturing the same
KR20080085682A (ko) 전자 장치의 제조 방법, 기판 및 반도체 장치
US7838391B2 (en) Ultra thin bumped wafer with under-film
JP5563814B2 (ja) 半導体装置及びその製造方法
US7795127B2 (en) Electronic device manufacturing method and electronic device
JP2008182225A (ja) ダイ収容スルーホールを備えたウエハレベルパッケージおよびその方法
JP2001144204A (ja) 半導体装置及びその製造方法
JP2003347441A (ja) 半導体素子、半導体装置、及び半導体素子の製造方法
JP2009010352A (ja) ダイ収容スルーホールを備えたｃｍｏｓ撮像素子チップスケールパッケージおよびその方法
JP2008193064A (ja) ダイ収容スルーホールを備えたウエハレベルパッケージおよびその方法
US20130280904A1 (en) Method for chip packaging
JP2002231854A (ja) 半導体装置およびその製造方法
US8102048B2 (en) Electronic device manufacturing method and electronic device
EP1933377B1 (en) Semiconductor device and method for manufacturing the same
US7067423B2 (en) Electroless plating apparatus, semiconductor wafer having bumps, semiconductor chip having bumps, methods of manufacturing the semiconductor wafer and the semiconductor chip, semiconductor device, circuit board, and electronic equipment
US20100112786A1 (en) Method of manufacturing semiconductor device
JP2000150557A (ja) 半導体装置およびその製造方法
JP2004327724A (ja) 半導体装置及びその製造方法
WO2019071016A1 (en) STRUCTURE AND METHOD FOR SEMICONDUCTOR ENCAPSULATION
JP2005064228A (ja) 電子部品およびその製造方法

Legal Events

Date Code Title Description
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

PC1203 Withdrawal of no request for examination

St.27 status event code: N-1-6-B10-B12-nap-PC1203

WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid
P22-X000 Classification modified

St.27 status event code: A-2-2-P10-P22-nap-X000