CN101271853A - 制造电子器件、基板和半导体器件的方法 - Google Patents

制造电子器件、基板和半导体器件的方法 Download PDF

Info

Publication number
CN101271853A
CN101271853A CNA2008100857438A CN200810085743A CN101271853A CN 101271853 A CN101271853 A CN 101271853A CN A2008100857438 A CNA2008100857438 A CN A2008100857438A CN 200810085743 A CN200810085743 A CN 200810085743A CN 101271853 A CN101271853 A CN 101271853A
Authority
CN
China
Prior art keywords
layer
protrusion
conductive layer
bump
manufacturing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CNA2008100857438A
Other languages
English (en)
Chinese (zh)
Inventor
町田洋弘
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shinko Electric Co Ltd
Original Assignee
Shinko Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shinko Electric Co Ltd filed Critical Shinko Electric Co Ltd
Publication of CN101271853A publication Critical patent/CN101271853A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H10W70/093—Connecting or disconnecting other interconnections thereto or therefrom, e.g. connecting bond wires or bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
    • H10W70/687—Shapes or dispositions thereof comprising multiple insulating layers characterized by the outer layers being for protection, e.g. solder masks, or for protection against chemical or mechanical damage
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H10P72/743—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H10P72/7438—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support with parts of the auxiliary support remaining in the finished device
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/251—Materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/29—Bond pads specially adapted therefor

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
CNA2008100857438A 2007-03-20 2008-03-20 制造电子器件、基板和半导体器件的方法 Pending CN101271853A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2007-072706 2007-03-20
JP2007072706A JP2008235555A (ja) 2007-03-20 2007-03-20 電子装置の製造方法及び基板及び半導体装置

Publications (1)

Publication Number Publication Date
CN101271853A true CN101271853A (zh) 2008-09-24

Family

ID=39773857

Family Applications (1)

Application Number Title Priority Date Filing Date
CNA2008100857438A Pending CN101271853A (zh) 2007-03-20 2008-03-20 制造电子器件、基板和半导体器件的方法

Country Status (5)

Country Link
US (1) US7829378B2 (https=)
JP (1) JP2008235555A (https=)
KR (1) KR20080085682A (https=)
CN (1) CN101271853A (https=)
TW (1) TW200839989A (https=)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104425431A (zh) * 2013-09-03 2015-03-18 日月光半导体制造股份有限公司 基板结构、封装结构及其制造方法
CN104617001A (zh) * 2014-12-30 2015-05-13 南通富士通微电子股份有限公司 半导体再布线封装工艺
CN109560055A (zh) * 2017-09-27 2019-04-02 日月光半导体制造股份有限公司 半导体封装装置及其制造方法

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5064158B2 (ja) * 2007-09-18 2012-10-31 新光電気工業株式会社 半導体装置とその製造方法
TWI394249B (zh) * 2008-11-04 2013-04-21 欣興電子股份有限公司 封裝基板結構及其製法
US8946891B1 (en) 2012-09-04 2015-02-03 Amkor Technology, Inc. Mushroom shaped bump on repassivation
KR101974191B1 (ko) * 2012-11-29 2019-04-30 에스케이하이닉스 주식회사 반도체 장치 및 그 형성방법
US10332757B2 (en) * 2017-11-28 2019-06-25 Advanced Semiconductor Engineering, Inc. Semiconductor device package having a multi-portion connection element

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5592736A (en) * 1993-09-03 1997-01-14 Micron Technology, Inc. Fabricating an interconnect for testing unpackaged semiconductor dice having raised bond pads
US6809421B1 (en) * 1996-12-02 2004-10-26 Kabushiki Kaisha Toshiba Multichip semiconductor device, chip therefor and method of formation thereof
US5929521A (en) * 1997-03-26 1999-07-27 Micron Technology, Inc. Projected contact structure for bumped semiconductor device and resulting articles and assemblies
JP3614828B2 (ja) * 2002-04-05 2005-01-26 沖電気工業株式会社 チップサイズパッケージの製造方法
JP4133370B2 (ja) * 2003-01-28 2008-08-13 富士フイルム株式会社 電子ペーパ読取装置
TWI239629B (en) * 2003-03-17 2005-09-11 Seiko Epson Corp Method of manufacturing semiconductor device, semiconductor device, circuit substrate and electronic apparatus
JP2005044899A (ja) * 2003-07-24 2005-02-17 Daiwa Kogyo:Kk 層間接続構造の形成方法及び多層配線基板
JP4723195B2 (ja) * 2004-03-05 2011-07-13 株式会社オクテック プローブの製造方法
JP2005347623A (ja) * 2004-06-04 2005-12-15 Seiko Epson Corp 半導体装置の製造方法

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104425431A (zh) * 2013-09-03 2015-03-18 日月光半导体制造股份有限公司 基板结构、封装结构及其制造方法
CN104617001A (zh) * 2014-12-30 2015-05-13 南通富士通微电子股份有限公司 半导体再布线封装工艺
CN109560055A (zh) * 2017-09-27 2019-04-02 日月光半导体制造股份有限公司 半导体封装装置及其制造方法
CN109560055B (zh) * 2017-09-27 2022-06-03 日月光半导体制造股份有限公司 半导体封装装置及其制造方法

Also Published As

Publication number Publication date
KR20080085682A (ko) 2008-09-24
US7829378B2 (en) 2010-11-09
US20080230897A1 (en) 2008-09-25
JP2008235555A (ja) 2008-10-02
TW200839989A (en) 2008-10-01

Similar Documents

Publication Publication Date Title
TWI420640B (zh) 半導體封裝裝置、半導體封裝結構及其製法
TWI357643B (en) Wafer level package with die receiving through-hol
TWI397977B (zh) 積體電路結構及其形成方法
US9564364B2 (en) Semiconductor device, semiconductor package, method for manufacturing semiconductor device, and method for manufacturing semiconductor package
CN103295923B (zh) 制造半导体器件的方法和半导体器件
CN100355036C (zh) 半导体装置的制造方法
JP5563814B2 (ja) 半導体装置及びその製造方法
CN101271853A (zh) 制造电子器件、基板和半导体器件的方法
TW200832644A (en) Water level package with good CTE performance and method of the same
US20130161813A1 (en) Semiconductor device, semiconductor package, and method for manufacturing semiconductor device
JP2008193064A (ja) ダイ収容スルーホールを備えたウエハレベルパッケージおよびその方法
JP2001144204A (ja) 半導体装置及びその製造方法
CN101325188A (zh) 具双面增层之晶圆级半导体封装及其方法
TW200425245A (en) Semiconductor device and method of manufacturing same
JP3459234B2 (ja) 半導体装置およびその製造方法
JP3920195B2 (ja) 電子部品実装構造及びその製造方法
CN101330028A (zh) 电子器件的制造方法以及电子器件
CN101170072B (zh) 半导体器件及其制造方法
KR20080111391A (ko) 전자 장치의 제조 방법 및 전자 장치
US20100112786A1 (en) Method of manufacturing semiconductor device
TWI420610B (zh) 半導體裝置及其製造方法
US8148254B2 (en) Method of manufacturing semiconductor device
US7910478B2 (en) Method of manufacturing semiconductor devices
JP2004327724A (ja) 半導体装置及びその製造方法
TWI381508B (zh) 半導體封裝裝置、半導體封裝結構及其製法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Open date: 20080924