JP2008235555A - 電子装置の製造方法及び基板及び半導体装置 - Google Patents

電子装置の製造方法及び基板及び半導体装置 Download PDF

Info

Publication number
JP2008235555A
JP2008235555A JP2007072706A JP2007072706A JP2008235555A JP 2008235555 A JP2008235555 A JP 2008235555A JP 2007072706 A JP2007072706 A JP 2007072706A JP 2007072706 A JP2007072706 A JP 2007072706A JP 2008235555 A JP2008235555 A JP 2008235555A
Authority
JP
Japan
Prior art keywords
conductive layer
layer
insulating layer
bump
manufacturing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2007072706A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008235555A5 (https=
Inventor
Kiyohiro Machida
洋弘 町田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shinko Electric Industries Co Ltd
Original Assignee
Shinko Electric Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shinko Electric Industries Co Ltd filed Critical Shinko Electric Industries Co Ltd
Priority to JP2007072706A priority Critical patent/JP2008235555A/ja
Priority to KR1020080017659A priority patent/KR20080085682A/ko
Priority to US12/044,397 priority patent/US7829378B2/en
Priority to TW097109291A priority patent/TW200839989A/zh
Priority to CNA2008100857438A priority patent/CN101271853A/zh
Publication of JP2008235555A publication Critical patent/JP2008235555A/ja
Publication of JP2008235555A5 publication Critical patent/JP2008235555A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H10W70/093—Connecting or disconnecting other interconnections thereto or therefrom, e.g. connecting bond wires or bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
    • H10W70/687—Shapes or dispositions thereof comprising multiple insulating layers characterized by the outer layers being for protection, e.g. solder masks, or for protection against chemical or mechanical damage
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H10P72/743—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H10P72/7438—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support with parts of the auxiliary support remaining in the finished device
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/251—Materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/29—Bond pads specially adapted therefor

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP2007072706A 2007-03-20 2007-03-20 電子装置の製造方法及び基板及び半導体装置 Pending JP2008235555A (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP2007072706A JP2008235555A (ja) 2007-03-20 2007-03-20 電子装置の製造方法及び基板及び半導体装置
KR1020080017659A KR20080085682A (ko) 2007-03-20 2008-02-27 전자 장치의 제조 방법, 기판 및 반도체 장치
US12/044,397 US7829378B2 (en) 2007-03-20 2008-03-07 Method of manufacturing electronic device, substrate and semiconductor device
TW097109291A TW200839989A (en) 2007-03-20 2008-03-17 Method of manufacturing electronic device, substrate and semiconductor device
CNA2008100857438A CN101271853A (zh) 2007-03-20 2008-03-20 制造电子器件、基板和半导体器件的方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007072706A JP2008235555A (ja) 2007-03-20 2007-03-20 電子装置の製造方法及び基板及び半導体装置

Publications (2)

Publication Number Publication Date
JP2008235555A true JP2008235555A (ja) 2008-10-02
JP2008235555A5 JP2008235555A5 (https=) 2010-02-12

Family

ID=39773857

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007072706A Pending JP2008235555A (ja) 2007-03-20 2007-03-20 電子装置の製造方法及び基板及び半導体装置

Country Status (5)

Country Link
US (1) US7829378B2 (https=)
JP (1) JP2008235555A (https=)
KR (1) KR20080085682A (https=)
CN (1) CN101271853A (https=)
TW (1) TW200839989A (https=)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5064158B2 (ja) * 2007-09-18 2012-10-31 新光電気工業株式会社 半導体装置とその製造方法
TWI394249B (zh) * 2008-11-04 2013-04-21 欣興電子股份有限公司 封裝基板結構及其製法
US8946891B1 (en) 2012-09-04 2015-02-03 Amkor Technology, Inc. Mushroom shaped bump on repassivation
KR101974191B1 (ko) * 2012-11-29 2019-04-30 에스케이하이닉스 주식회사 반도체 장치 및 그 형성방법
CN109637995B (zh) * 2013-09-03 2022-11-22 日月光半导体制造股份有限公司 基板结构、封装结构及其制造方法
CN104617001B (zh) * 2014-12-30 2017-08-11 通富微电子股份有限公司 半导体再布线封装工艺
US10636745B2 (en) * 2017-09-27 2020-04-28 Advanced Semiconductor Engineering, Inc. Semiconductor package device and method of manufacturing the same
US10332757B2 (en) * 2017-11-28 2019-06-25 Advanced Semiconductor Engineering, Inc. Semiconductor device package having a multi-portion connection element

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002313985A (ja) * 2002-04-05 2002-10-25 Oki Electric Ind Co Ltd チップサイズパッケージの製造方法
JP2005044899A (ja) * 2003-07-24 2005-02-17 Daiwa Kogyo:Kk 層間接続構造の形成方法及び多層配線基板

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5592736A (en) * 1993-09-03 1997-01-14 Micron Technology, Inc. Fabricating an interconnect for testing unpackaged semiconductor dice having raised bond pads
US6809421B1 (en) * 1996-12-02 2004-10-26 Kabushiki Kaisha Toshiba Multichip semiconductor device, chip therefor and method of formation thereof
US5929521A (en) * 1997-03-26 1999-07-27 Micron Technology, Inc. Projected contact structure for bumped semiconductor device and resulting articles and assemblies
JP4133370B2 (ja) * 2003-01-28 2008-08-13 富士フイルム株式会社 電子ペーパ読取装置
TWI239629B (en) * 2003-03-17 2005-09-11 Seiko Epson Corp Method of manufacturing semiconductor device, semiconductor device, circuit substrate and electronic apparatus
JP4723195B2 (ja) * 2004-03-05 2011-07-13 株式会社オクテック プローブの製造方法
JP2005347623A (ja) * 2004-06-04 2005-12-15 Seiko Epson Corp 半導体装置の製造方法

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002313985A (ja) * 2002-04-05 2002-10-25 Oki Electric Ind Co Ltd チップサイズパッケージの製造方法
JP2005044899A (ja) * 2003-07-24 2005-02-17 Daiwa Kogyo:Kk 層間接続構造の形成方法及び多層配線基板

Also Published As

Publication number Publication date
KR20080085682A (ko) 2008-09-24
US7829378B2 (en) 2010-11-09
US20080230897A1 (en) 2008-09-25
CN101271853A (zh) 2008-09-24
TW200839989A (en) 2008-10-01

Similar Documents

Publication Publication Date Title
JP5500464B2 (ja) マスクを使用せずに導電性ビアに対して裏面位置合わせを行うことによる半導体構成部品の製造方法
JP5636265B2 (ja) 半導体パッケージ及びその製造方法
JP5563814B2 (ja) 半導体装置及びその製造方法
JP2005322858A (ja) 半導体装置の製造方法
JP2008235555A (ja) 電子装置の製造方法及び基板及び半導体装置
JP2001144204A (ja) 半導体装置及びその製造方法
JP2008182225A (ja) ダイ収容スルーホールを備えたウエハレベルパッケージおよびその方法
JP2008160084A (ja) ダイ収容キャビティを備えたウェーハレベルパッケージおよびその方法
JP2002134658A (ja) 半導体装置及びその製造方法
US7795127B2 (en) Electronic device manufacturing method and electronic device
JP5877673B2 (ja) 配線基板及びその製造方法、半導体パッケージ
JP4121543B1 (ja) 電子装置
CN101170072B (zh) 半导体器件及其制造方法
JP5355363B2 (ja) 半導体装置内蔵基板及びその製造方法
US20100112786A1 (en) Method of manufacturing semiconductor device
JP4420965B1 (ja) 半導体装置内蔵基板の製造方法
TWI420610B (zh) 半導體裝置及其製造方法
JP2005353837A (ja) 半導体装置及びその製造方法
US20100184257A1 (en) Method of manufacturing semiconductor device
JP2004327724A (ja) 半導体装置及びその製造方法
US7985619B2 (en) Manufacturing method for semiconductor device embedded substrate
JP2005064227A (ja) 電子部品およびその製造方法
JP2020113613A (ja) 半導体装置及び半導体装置の製造方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20091216

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20091216

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110414

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110426

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20111011