KR20050086362A - 반도체 집적회로 - Google Patents
반도체 집적회로 Download PDFInfo
- Publication number
- KR20050086362A KR20050086362A KR1020040113742A KR20040113742A KR20050086362A KR 20050086362 A KR20050086362 A KR 20050086362A KR 1020040113742 A KR1020040113742 A KR 1020040113742A KR 20040113742 A KR20040113742 A KR 20040113742A KR 20050086362 A KR20050086362 A KR 20050086362A
- Authority
- KR
- South Korea
- Prior art keywords
- transistor
- write
- source
- read
- drain
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/403—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh
- G11C11/405—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh with three charge-transfer gates, e.g. MOS transistors, per cell
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
- Semiconductor Memories (AREA)
- Thin Film Transistor (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004047508A JP4418254B2 (ja) | 2004-02-24 | 2004-02-24 | 半導体集積回路 |
| JPJP-P-2004-00047508 | 2004-02-24 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| KR20050086362A true KR20050086362A (ko) | 2005-08-30 |
Family
ID=34858171
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020040113742A Withdrawn KR20050086362A (ko) | 2004-02-24 | 2004-12-28 | 반도체 집적회로 |
Country Status (5)
| Country | Link |
|---|---|
| US (2) | US7139214B2 (enExample) |
| JP (1) | JP4418254B2 (enExample) |
| KR (1) | KR20050086362A (enExample) |
| CN (1) | CN1661723A (enExample) |
| TW (1) | TW200529228A (enExample) |
Families Citing this family (35)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6839258B2 (en) * | 2003-05-12 | 2005-01-04 | Micron Technology, Inc. | Folded DRAM CAM cell |
| JP4418254B2 (ja) * | 2004-02-24 | 2010-02-17 | 株式会社ルネサステクノロジ | 半導体集積回路 |
| US7272061B2 (en) * | 2005-01-24 | 2007-09-18 | Intel Corporation | Dynamic pre-charge level control in semiconductor devices |
| JP2006228261A (ja) * | 2005-02-15 | 2006-08-31 | Micron Technology Inc | デジット線絶縁ゲートの負電圧駆動 |
| US7286432B2 (en) * | 2005-07-22 | 2007-10-23 | Infineon Technologies Ag | Temperature update masking to ensure correct measurement of temperature when references become unstable |
| JP4335862B2 (ja) * | 2005-11-08 | 2009-09-30 | 富士通マイクロエレクトロニクス株式会社 | 半導体集積回路の特性抽出方法及び特性抽出装置 |
| JP2007133927A (ja) * | 2005-11-08 | 2007-05-31 | Toshiba Corp | 半導体記憶装置及びその制御方法 |
| JP2007193928A (ja) * | 2005-12-19 | 2007-08-02 | Matsushita Electric Ind Co Ltd | 半導体記憶装置 |
| US7839697B2 (en) * | 2006-12-21 | 2010-11-23 | Panasonic Corporation | Semiconductor memory device |
| CN101359505B (zh) * | 2008-09-02 | 2011-04-20 | 北京芯技佳易微电子科技有限公司 | 一种读隔离可编程存储器单元及其编程和读取方法 |
| KR101566403B1 (ko) | 2008-11-10 | 2015-11-13 | 삼성전자주식회사 | 반도체 소자의 동작 방법 |
| KR101515468B1 (ko) * | 2008-12-12 | 2015-05-06 | 삼성전자주식회사 | 표시장치 및 그 동작방법 |
| US7894254B2 (en) * | 2009-07-15 | 2011-02-22 | Macronix International Co., Ltd. | Refresh circuitry for phase change memory |
| KR101788521B1 (ko) | 2009-10-30 | 2017-10-19 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 장치 |
| KR101752348B1 (ko) * | 2009-10-30 | 2017-06-29 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 장치 |
| KR101761432B1 (ko) * | 2009-11-06 | 2017-07-25 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 장치 |
| CN104600074A (zh) * | 2009-11-06 | 2015-05-06 | 株式会社半导体能源研究所 | 半导体装置 |
| KR101928723B1 (ko) | 2009-11-20 | 2018-12-13 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 장치 |
| KR101662359B1 (ko) * | 2009-11-24 | 2016-10-04 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 메모리 셀을 포함하는 반도체 장치 |
| KR101811204B1 (ko) * | 2010-02-12 | 2017-12-22 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 장치 및 그 구동 방법 |
| US8422272B2 (en) * | 2010-08-06 | 2013-04-16 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and driving method thereof |
| US8634228B2 (en) * | 2010-09-02 | 2014-01-21 | Semiconductor Energy Laboratory Co., Ltd. | Driving method of semiconductor device |
| US8406073B1 (en) * | 2010-12-22 | 2013-03-26 | Intel Corporation | Hierarchical DRAM sensing |
| US9443984B2 (en) * | 2010-12-28 | 2016-09-13 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
| CN103247331B (zh) * | 2012-02-13 | 2016-01-20 | 中国科学院微电子研究所 | 半导体存储器件及其访问方法 |
| JP2013191265A (ja) * | 2012-02-17 | 2013-09-26 | Semiconductor Energy Lab Co Ltd | 記憶装置、記憶装置の駆動方法、及び該記憶装置を備えた電子機器 |
| CN103503228B (zh) * | 2012-02-28 | 2016-04-06 | 株式会社村田制作所 | 高频模块 |
| KR102107591B1 (ko) * | 2012-07-18 | 2020-05-07 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 기억 소자 및 프로그래머블 로직 디바이스 |
| KR20140092537A (ko) | 2013-01-16 | 2014-07-24 | 삼성전자주식회사 | 메모리 셀 및 이를 포함하는 메모리 장치 |
| JP6076208B2 (ja) * | 2013-06-21 | 2017-02-08 | 株式会社日本マイクロニクス | 配線基板の検査装置および配線基板の検査方法 |
| JP6516978B2 (ja) | 2013-07-17 | 2019-05-22 | 株式会社半導体エネルギー研究所 | 半導体装置 |
| KR102168652B1 (ko) | 2013-12-16 | 2020-10-23 | 삼성전자주식회사 | 감지 증폭기, 그것을 포함하는 반도체 메모리 장치 및 그것의 읽기 방법 |
| CN104916647A (zh) * | 2015-06-18 | 2015-09-16 | 中山大学 | 一种非挥发性无浮栅晶体场效应管存储器 |
| US10614875B2 (en) | 2018-01-30 | 2020-04-07 | Micron Technology, Inc. | Logical operations using memory cells |
| JP7332343B2 (ja) * | 2019-05-28 | 2023-08-23 | キオクシア株式会社 | 半導体記憶装置 |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04355297A (ja) * | 1991-05-31 | 1992-12-09 | Sanyo Electric Co Ltd | 半導体メモリ |
| US5831896A (en) * | 1996-12-17 | 1998-11-03 | International Business Machines Corporation | Memory cell |
| US5995433A (en) * | 1998-05-22 | 1999-11-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Three-transistor type DRAM with a refresh circuit |
| JP2000011642A (ja) | 1998-06-24 | 2000-01-14 | Sony Corp | 3トランジスタ型dram |
| JP3955409B2 (ja) * | 1999-03-17 | 2007-08-08 | 株式会社ルネサステクノロジ | 半導体記憶装置 |
| US6452834B1 (en) * | 2001-02-13 | 2002-09-17 | Silicon Access Networks | 2T dual-port DRAM in a pure logic process with non-destructive read capability |
| JP2002269975A (ja) * | 2001-03-07 | 2002-09-20 | Hitachi Ltd | 半導体記憶装置 |
| US6787835B2 (en) * | 2002-06-11 | 2004-09-07 | Hitachi, Ltd. | Semiconductor memories |
| JP2004265944A (ja) * | 2003-02-21 | 2004-09-24 | Handotai Rikougaku Kenkyu Center:Kk | 半導体記憶装置 |
| US6809979B1 (en) * | 2003-03-04 | 2004-10-26 | Fernandez & Associates, Llp | Complete refresh scheme for 3T dynamic random access memory cells |
| JP2004362695A (ja) * | 2003-06-05 | 2004-12-24 | Renesas Technology Corp | 半導体記憶装置 |
| JP4418254B2 (ja) * | 2004-02-24 | 2010-02-17 | 株式会社ルネサステクノロジ | 半導体集積回路 |
-
2004
- 2004-02-24 JP JP2004047508A patent/JP4418254B2/ja not_active Expired - Fee Related
- 2004-10-26 TW TW093132384A patent/TW200529228A/zh unknown
- 2004-12-28 KR KR1020040113742A patent/KR20050086362A/ko not_active Withdrawn
- 2004-12-30 CN CN2004100615591A patent/CN1661723A/zh active Pending
-
2005
- 2005-01-12 US US11/033,157 patent/US7139214B2/en not_active Expired - Fee Related
-
2006
- 2006-10-18 US US11/550,735 patent/US7391667B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP4418254B2 (ja) | 2010-02-17 |
| US7139214B2 (en) | 2006-11-21 |
| US20050185474A1 (en) | 2005-08-25 |
| JP2005243059A (ja) | 2005-09-08 |
| US7391667B2 (en) | 2008-06-24 |
| US20070081380A1 (en) | 2007-04-12 |
| TW200529228A (en) | 2005-09-01 |
| CN1661723A (zh) | 2005-08-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4418254B2 (ja) | 半導体集積回路 | |
| US6804164B2 (en) | Low-power consumption semiconductor memory device | |
| US7345938B2 (en) | Semiconductor device | |
| US7826253B2 (en) | Semiconductor memory device and driving method thereof | |
| US7738306B2 (en) | Method to improve the write speed for memory products | |
| US6373745B2 (en) | Semiconductor memory cell and semiconductor memory device | |
| US8724396B2 (en) | Semiconductor memory device | |
| KR20070038015A (ko) | 반도체기억장치 | |
| US7663942B2 (en) | Semiconductor memory device having local and global bit lines | |
| US7259986B2 (en) | Circuits and methods for providing low voltage, high performance register files | |
| WO2000021092A1 (fr) | Dispositif a semi-conducteurs | |
| JP2004186197A (ja) | 半導体記憶装置及び半導体集積回路 | |
| US7460390B2 (en) | Ferroelectric memory device | |
| JP2005078741A (ja) | 半導体記憶装置 | |
| JP2000277709A (ja) | 半導体装置 | |
| US7336553B2 (en) | Enhanced sensing in a hierarchical memory architecture | |
| KR100769492B1 (ko) | 반도체 집적 회로 | |
| US7460408B2 (en) | Semiconductor memory device of single-bit-line drive type | |
| KR0170694B1 (ko) | 반도체 메모리 장치의 센스 증폭기 풀다운 구동회로 | |
| JP3056498B2 (ja) | センスアンプ回路 | |
| JP2001195879A (ja) | 半導体装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 20041228 |
|
| PG1501 | Laying open of application | ||
| PC1203 | Withdrawal of no request for examination | ||
| WITN | Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid |