KR101875098B1 - 데이터 버스 반전 시그널링을 이용한 동시 스위칭 출력들의 감소 - Google Patents

데이터 버스 반전 시그널링을 이용한 동시 스위칭 출력들의 감소 Download PDF

Info

Publication number
KR101875098B1
KR101875098B1 KR1020127026440A KR20127026440A KR101875098B1 KR 101875098 B1 KR101875098 B1 KR 101875098B1 KR 1020127026440 A KR1020127026440 A KR 1020127026440A KR 20127026440 A KR20127026440 A KR 20127026440A KR 101875098 B1 KR101875098 B1 KR 101875098B1
Authority
KR
South Korea
Prior art keywords
data
data bus
global
indicator
bus inversion
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020127026440A
Other languages
English (en)
Korean (ko)
Other versions
KR20130045257A (ko
Inventor
글렌 에이. 더쓰
스웨탈 에이. 파텔
Original Assignee
어드밴스드 마이크로 디바이시즈, 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 어드밴스드 마이크로 디바이시즈, 인코포레이티드 filed Critical 어드밴스드 마이크로 디바이시즈, 인코포레이티드
Publication of KR20130045257A publication Critical patent/KR20130045257A/ko
Application granted granted Critical
Publication of KR101875098B1 publication Critical patent/KR101875098B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)
  • Bus Control (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Memory System (AREA)
  • Information Transfer Systems (AREA)
  • Mobile Radio Communication Systems (AREA)
KR1020127026440A 2010-04-12 2011-04-05 데이터 버스 반전 시그널링을 이용한 동시 스위칭 출력들의 감소 Active KR101875098B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US12/758,301 2010-04-12
US12/758,301 US8260992B2 (en) 2010-04-12 2010-04-12 Reducing simultaneous switching outputs using data bus inversion signaling
PCT/US2011/031221 WO2011130059A1 (en) 2010-04-12 2011-04-05 Reducing simultaneous switching outputs using data bus inversion signaling

Publications (2)

Publication Number Publication Date
KR20130045257A KR20130045257A (ko) 2013-05-03
KR101875098B1 true KR101875098B1 (ko) 2018-07-06

Family

ID=44193919

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020127026440A Active KR101875098B1 (ko) 2010-04-12 2011-04-05 데이터 버스 반전 시그널링을 이용한 동시 스위칭 출력들의 감소

Country Status (7)

Country Link
US (1) US8260992B2 (enExample)
EP (1) EP2558945B1 (enExample)
JP (1) JP5680184B2 (enExample)
KR (1) KR101875098B1 (enExample)
CN (1) CN102934098B (enExample)
TW (1) TWI518512B (enExample)
WO (1) WO2011130059A1 (enExample)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5384210B2 (ja) * 2009-06-11 2014-01-08 パナソニック株式会社 データ送信装置、データ受信装置、及びデータ伝送システム
US8726139B2 (en) * 2011-12-14 2014-05-13 Advanced Micro Devices, Inc. Unified data masking, data poisoning, and data bus inversion signaling
US8909840B2 (en) 2011-12-19 2014-12-09 Advanced Micro Devices, Inc. Data bus inversion coding
US9275692B2 (en) 2012-02-28 2016-03-01 Micron Technology, Inc. Memory, memory controllers, and methods for dynamically switching a data masking/data bus inversion input
JP2013222285A (ja) * 2012-04-16 2013-10-28 Fujitsu Semiconductor Ltd バス回路および半導体装置
US8854236B2 (en) * 2012-05-18 2014-10-07 Micron Technology, Inc. Methods and apparatuses for low-power multi-level encoded signals
US9172567B2 (en) * 2013-11-25 2015-10-27 Qualcomm Incorporated Methods and apparatus to reduce signaling power
CN104714902B (zh) * 2013-12-12 2018-08-14 华为技术有限公司 一种信号处理方法及装置
US9252802B2 (en) 2014-02-07 2016-02-02 Qualcomm Incorporated Encoding for partitioned data bus
US9148171B1 (en) * 2014-07-29 2015-09-29 Avago Technologies General Ip (Singapore) Pte. Ltd. Parallel interface pattern modification for addressing signal integrity concerns
US9922686B2 (en) 2016-05-19 2018-03-20 Micron Technology, Inc. Apparatuses and methods for performing intra-module databus inversion operations
KR102697484B1 (ko) 2017-01-23 2024-08-21 에스케이하이닉스 주식회사 반도체장치
US10146719B2 (en) 2017-03-24 2018-12-04 Micron Technology, Inc. Semiconductor layered device with data bus
US10825545B2 (en) * 2017-04-05 2020-11-03 Micron Technology, Inc. Memory device loopback systems and methods
US10540304B2 (en) 2017-04-28 2020-01-21 Advanced Micro Devices, Inc. Power-oriented bus encoding for data transmission
KR102441578B1 (ko) * 2017-10-27 2022-09-07 삼성전자주식회사 다중 데이터 버스 반전 동작을 수행하는 방법 및 메모리 장치
US10664432B2 (en) 2018-05-23 2020-05-26 Micron Technology, Inc. Semiconductor layered device with data bus inversion
US10964702B2 (en) 2018-10-17 2021-03-30 Micron Technology, Inc. Semiconductor device with first-in-first-out circuit
CN109582507B (zh) * 2018-12-29 2023-12-26 西安紫光国芯半导体股份有限公司 用于nvdimm的数据备份和恢复方法、nvdimm控制器以及nvdimm
US10963405B2 (en) 2019-03-29 2021-03-30 Intel Corporation Minimum input/output toggling rate for interfaces
US10944422B1 (en) * 2019-09-23 2021-03-09 Advanced Micro Devices, Inc. Entropy agnostic data encoding and decoding
US10861508B1 (en) 2019-11-11 2020-12-08 Sandisk Technologies Llc Transmitting DBI over strobe in nonvolatile memory
KR20210076606A (ko) 2019-12-16 2021-06-24 삼성전자주식회사 SoC, 메모리 장치, 전자 장치 및 전자 장치의 데이터 저장 방법
KR20240071166A (ko) 2022-11-15 2024-05-22 에스케이하이닉스 주식회사 반도체시스템

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005025765A (ja) * 2003-07-03 2005-01-27 Samsung Electronics Co Ltd データ反転を有するメモリシステム及びメモリシステムにおけるデータ反転方法
KR100763533B1 (ko) * 2006-06-01 2007-10-05 삼성전자주식회사 버스 인버팅 코드 생성 장치 및 이를 이용한 버스 인버팅코드 생성 방법
KR20070099373A (ko) * 2006-04-04 2007-10-09 삼성전자주식회사 반도체 장치 사이의 단일형 병렬데이터 인터페이스 방법,기록매체 및 반도체 장치
US20090179782A1 (en) * 2007-10-17 2009-07-16 Micron Technology, Inc. Balanced Data Bus Inversion

Family Cites Families (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58186847A (ja) * 1982-04-27 1983-10-31 Fujitsu Ltd 内部デ−タバス制御回路
JP3323134B2 (ja) * 1998-08-18 2002-09-09 エヌイーシー東芝スペースシステム株式会社 反転データのフレーム同期検出方法とその装置
US6584526B1 (en) * 2000-09-21 2003-06-24 Intel Corporation Inserting bus inversion scheme in bus path without increased access latency
AU2002211646A1 (en) 2000-11-07 2002-05-21 Intel Corporation Method and apparatus for reducing simultaneous switching output noise using dynamic bus inversion
US6771192B1 (en) * 2000-11-22 2004-08-03 Silicon Image, Inc. Method and system for DC-balancing at the physical layer
US20020156953A1 (en) * 2001-02-28 2002-10-24 Beiley Mark A. Dynamic bus inversion method
TW507128B (en) * 2001-07-12 2002-10-21 Via Tech Inc Data memory controller supporting the data bus invert
US6898648B2 (en) * 2002-02-21 2005-05-24 Micron Technology, Inc. Memory bus polarity indicator system and method for reducing the affects of simultaneous switching outputs (SSO) on memory bus timing
US20040068594A1 (en) * 2002-10-08 2004-04-08 Anthony Asaro Method and apparatus for data bus inversion
US7113550B2 (en) * 2002-12-10 2006-09-26 Rambus Inc. Technique for improving the quality of digital signals in a multi-level signaling system
GB2398650B (en) * 2003-02-21 2006-09-20 Picochip Designs Ltd Communications in a processor array
JP4505195B2 (ja) * 2003-04-01 2010-07-21 エイティアイ テクノロジーズ インコーポレイテッド メモリデバイスにおいてデータを反転させるための方法および装置
JP2005130238A (ja) * 2003-10-24 2005-05-19 Seiko Epson Corp 画像処理装置
US20050132112A1 (en) 2003-12-10 2005-06-16 Pawlowski J. T. I/O energy reduction using previous bus state and I/O inversion bit for bus inversion
US7411840B2 (en) * 2004-03-02 2008-08-12 Via Technologies, Inc. Sense mechanism for microprocessor bus inversion
DE102005013322B3 (de) * 2005-03-22 2006-10-05 Infineon Technologies Ag Schaltung zur Erzeugung eines Datenbitinvertierungsflags (DBI)
US7292161B2 (en) * 2005-05-31 2007-11-06 International Business Machines Corporation NB/MB coding apparatus and method using both disparity independent and disparity dependent encoded vectors
KR100613464B1 (ko) * 2005-07-06 2006-08-22 주식회사 하이닉스반도체 반도체 장치의 데이터 출력장치 및 출력방법
KR100643498B1 (ko) * 2005-11-21 2006-11-10 삼성전자주식회사 반도체 메모리에서의 데이터 버스 반전 회로 및 데이터버스 반전 방법
KR100656448B1 (ko) * 2005-11-29 2006-12-11 주식회사 하이닉스반도체 반도체 메모리의 ｄｂｉ 신호 생성장치 및 방법
KR20110101012A (ko) * 2010-03-05 2011-09-15 삼성전자주식회사 컴바인드 코딩을 이용한 병렬데이터 인터페이스 방법, 기록매체 및 그 장치
KR100744141B1 (ko) * 2006-07-21 2007-08-01 삼성전자주식회사 싱글 엔디드 신호 라인의 가상 차동 상호 연결 회로 및가상 차동 신호 방식
KR100780955B1 (ko) * 2006-08-14 2007-12-03 삼성전자주식회사 데이터 반전 방식을 사용하는 메모리 시스템
KR100837813B1 (ko) * 2006-12-07 2008-06-13 주식회사 하이닉스반도체 반도체 집적 회로의 ｄｂｉ 신호 생성 장치 및 방법
KR100902051B1 (ko) * 2007-07-12 2009-06-15 주식회사 하이닉스반도체 오류 검사 코드 생성장치 및 방법
US8724483B2 (en) * 2007-10-22 2014-05-13 Nvidia Corporation Loopback configuration for bi-directional interfaces
US8117526B2 (en) * 2007-10-29 2012-02-14 Qimonda Ag Apparatus and method for generating a transmit signal and apparatus and method for extracting an original message from a received signal
US7925844B2 (en) * 2007-11-29 2011-04-12 Micron Technology, Inc. Memory register encoding systems and methods
US7616133B2 (en) * 2008-01-16 2009-11-10 Micron Technology, Inc. Data bus inversion apparatus, systems, and methods
US8606982B2 (en) * 2008-03-10 2013-12-10 Qimonda Ag Derivative logical output
US8223042B2 (en) * 2008-04-02 2012-07-17 Rambus Inc. Encoding data with minimum hamming weight variation
JP5588976B2 (ja) * 2008-06-20 2014-09-10 ラムバス・インコーポレーテッド 周波数応答バス符号化
US7899961B2 (en) * 2008-09-02 2011-03-01 Qimonda Ag Multi-mode bus inversion method and apparatus
KR101039862B1 (ko) * 2008-11-11 2011-06-13 주식회사 하이닉스반도체 클럭킹 모드를 구비하는 반도체 메모리장치 및 이의 동작방법
KR20100053202A (ko) * 2008-11-12 2010-05-20 삼성전자주식회사 Ｒｄｂｉ 기능을 지원하는 반도체 메모리 장치 및 그 테스트 방법
KR100974223B1 (ko) * 2008-11-13 2010-08-06 주식회사 하이닉스반도체 데이터 버스 인버전 기능을 갖는 반도체 집적회로

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005025765A (ja) * 2003-07-03 2005-01-27 Samsung Electronics Co Ltd データ反転を有するメモリシステム及びメモリシステムにおけるデータ反転方法
KR20070099373A (ko) * 2006-04-04 2007-10-09 삼성전자주식회사 반도체 장치 사이의 단일형 병렬데이터 인터페이스 방법,기록매체 및 반도체 장치
KR100763533B1 (ko) * 2006-06-01 2007-10-05 삼성전자주식회사 버스 인버팅 코드 생성 장치 및 이를 이용한 버스 인버팅코드 생성 방법
US20090179782A1 (en) * 2007-10-17 2009-07-16 Micron Technology, Inc. Balanced Data Bus Inversion

Also Published As

Publication number Publication date
TW201202938A (en) 2012-01-16
TWI518512B (zh) 2016-01-21
EP2558945A1 (en) 2013-02-20
US8260992B2 (en) 2012-09-04
JP5680184B2 (ja) 2015-03-04
WO2011130059A1 (en) 2011-10-20
CN102934098A (zh) 2013-02-13
CN102934098B (zh) 2015-08-05
US20110252171A1 (en) 2011-10-13
EP2558945B1 (en) 2014-12-10
JP2013524383A (ja) 2013-06-17
KR20130045257A (ko) 2013-05-03

Similar Documents

Publication Publication Date Title
KR101875098B1 (ko) 데이터 버스 반전 시그널링을 이용한 동시 스위칭 출력들의 감소
US8127204B2 (en) Memory system and method using a memory device die stacked with a logic die using data encoding, and system using the memory system
US12067285B2 (en) Buffer circuit with data bit inversion
US8391088B2 (en) Pseudo-open drain type output driver having de-emphasis function, semiconductor memory device, and control method thereof
US20110246857A1 (en) Memory system and method
US20070038831A1 (en) Memory module and memory system
US10985954B1 (en) Data transmission devices with efficient ternary-based data transmission capability and methods of operating same
US9496010B2 (en) Semiconductor device and memory system including the same
JP6200370B2 (ja) データバス駆動回路、それを備えた半導体装置及び半導体記憶装置
US6456551B2 (en) Semiconductor memory device having prefetch operation mode and data transfer method for reducing the number of main data lines
US7483321B2 (en) Semiconductor memory device capable of checking a redundancy code and memory system and computer system having the same
CN114153402B (zh) 存储器及其数据读写方法
US20240273015A1 (en) Adaptive Selection of a Configuration-Dependent Operand
US20240202145A1 (en) Memory Die Interconnections to Physical Layer Interfaces
HK40070780A (en) Memory and data read-write method thereof
JP6431583B2 (ja) モジュール、及び、システム

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20121009

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application
A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20160401

Comment text: Request for Examination of Application

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20170821

Patent event code: PE09021S01D

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20180329

PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20180629

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20180702

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
PR1001 Payment of annual fee

Payment date: 20210527

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 20220614

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 20230627

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20240619

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20250617

Start annual number: 8

End annual number: 8