KR100857429B1 - 반도체 메모리 장치의 지연 고정 루프 회로 - Google Patents

반도체 메모리 장치의 지연 고정 루프 회로 Download PDF

Info

Publication number
KR100857429B1
KR100857429B1 KR1020060129582A KR20060129582A KR100857429B1 KR 100857429 B1 KR100857429 B1 KR 100857429B1 KR 1020060129582 A KR1020060129582 A KR 1020060129582A KR 20060129582 A KR20060129582 A KR 20060129582A KR 100857429 B1 KR100857429 B1 KR 100857429B1
Authority
KR
South Korea
Prior art keywords
pulse width
output
phase
delay
adjusting unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020060129582A
Other languages
English (en)
Korean (ko)
Other versions
KR20080056544A (ko
Inventor
심석보
Original Assignee
주식회사 하이닉스반도체
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사 하이닉스반도체 filed Critical 주식회사 하이닉스반도체
Priority to KR1020060129582A priority Critical patent/KR100857429B1/ko
Priority to US11/826,916 priority patent/US7548101B2/en
Priority to JP2007224001A priority patent/JP5080174B2/ja
Publication of KR20080056544A publication Critical patent/KR20080056544A/ko
Application granted granted Critical
Publication of KR100857429B1 publication Critical patent/KR100857429B1/ko
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/156—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern
    • H03K5/1565—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern the output pulses having a constant duty cycle
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Dram (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Pulse Circuits (AREA)
KR1020060129582A 2006-12-18 2006-12-18 반도체 메모리 장치의 지연 고정 루프 회로 Expired - Fee Related KR100857429B1 (ko)

Priority Applications (3)

Application Number Priority Date Filing Date Title
KR1020060129582A KR100857429B1 (ko) 2006-12-18 2006-12-18 반도체 메모리 장치의 지연 고정 루프 회로
US11/826,916 US7548101B2 (en) 2006-12-18 2007-07-19 Delay locked loop circuit for semiconductor memory apparatus
JP2007224001A JP5080174B2 (ja) 2006-12-18 2007-08-30 半導体記憶装置の遅延ロックループ回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020060129582A KR100857429B1 (ko) 2006-12-18 2006-12-18 반도체 메모리 장치의 지연 고정 루프 회로

Publications (2)

Publication Number Publication Date
KR20080056544A KR20080056544A (ko) 2008-06-23
KR100857429B1 true KR100857429B1 (ko) 2008-09-09

Family

ID=39526387

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020060129582A Expired - Fee Related KR100857429B1 (ko) 2006-12-18 2006-12-18 반도체 메모리 장치의 지연 고정 루프 회로

Country Status (3)

Country Link
US (1) US7548101B2 (enExample)
JP (1) JP5080174B2 (enExample)
KR (1) KR100857429B1 (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101027759B1 (ko) 2009-12-22 2011-04-07 연세대학교 산학협력단 지연 동기 루프 및 그것의 듀티 사이클 보정 회로
KR20230044605A (ko) * 2021-09-27 2023-04-04 에스케이하이닉스 주식회사 듀티보정회로를 포함하는 듀티보정장치 및 이를 포함하는 반도체 장치

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101374336B1 (ko) * 2007-10-11 2014-03-17 삼성전자주식회사 메모리 시스템 및 이 시스템을 위한 반도체 메모리 장치와제어부
KR100894486B1 (ko) * 2007-11-02 2009-04-22 주식회사 하이닉스반도체 디지털 필터, 클록 데이터 복구 회로 및 그 동작방법, 반도체 메모리 장치 및 그의 동작방법
KR100956771B1 (ko) * 2007-12-11 2010-05-12 주식회사 하이닉스반도체 디엘엘 클럭 생성 회로
KR20090074412A (ko) * 2008-01-02 2009-07-07 삼성전자주식회사 분주회로 및 이를 이용한 위상 동기 루프
US7642827B2 (en) * 2008-05-28 2010-01-05 Micron Technology, Inc. Apparatus and method for multi-phase clock generation
US7719334B2 (en) * 2008-05-28 2010-05-18 Micron Technology, Inc. Apparatus and method for multi-phase clock generation
KR101062741B1 (ko) * 2009-01-06 2011-09-06 주식회사 하이닉스반도체 Ｄｌｌ 회로 및 그 제어 방법
US8471617B2 (en) 2010-06-17 2013-06-25 Hynix Semiconductor Inc. Duty cycle correction in a delay-locked loop
KR20120012119A (ko) * 2010-07-30 2012-02-09 주식회사 하이닉스반도체 레이턴시 제어 회로 및 그의 동작 방법
US8428204B2 (en) * 2010-08-20 2013-04-23 Raytheon Company Recovering distorted digital data
US8643418B2 (en) 2011-06-02 2014-02-04 Micron Technology, Inc. Apparatus and methods for altering the timing of a clock signal
US8786338B2 (en) * 2011-11-14 2014-07-22 Texas Instruments Incorporated Delay locked loop
KR102467451B1 (ko) * 2016-06-17 2022-11-17 에스케이하이닉스 주식회사 반도체 장치 및 반도체 시스템
CN109900971B (zh) * 2017-12-11 2023-01-24 长鑫存储技术有限公司 脉冲信号的处理方法、装置以及半导体存储器

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20040091975A (ko) * 2003-04-23 2004-11-03 주식회사 하이닉스반도체 Ｄｌｌ 회로
KR20040095965A (ko) * 2003-04-29 2004-11-16 주식회사 하이닉스반도체 Ｄｌｌ 회로

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0693216B2 (ja) * 1987-04-27 1994-11-16 株式会社日立製作所 情報処理装置
US5133064A (en) * 1987-04-27 1992-07-21 Hitachi, Ltd. Data processing system generating clock signal from an input clock, phase locked to the input clock and used for clocking logic devices
JPH05100763A (ja) * 1991-10-04 1993-04-23 Hitachi Ltd クロツク制御回路
JPH1069769A (ja) * 1996-08-29 1998-03-10 Fujitsu Ltd 半導体集積回路
KR100224718B1 (ko) * 1996-10-30 1999-10-15 윤종용 동기식 메모리장치의 내부 클락 발생기
KR100502675B1 (ko) 2001-12-12 2005-07-22 주식회사 하이닉스반도체 레지스터 제어형 지연고정루프회로
KR100527399B1 (ko) 2002-05-10 2005-11-15 주식회사 하이닉스반도체 반도체메모리장치의 디엘엘구동회로
KR100486268B1 (ko) * 2002-10-05 2005-05-03 삼성전자주식회사 내부에서 자체적으로 듀티싸이클 보정을 수행하는지연동기루프 회로 및 이의 듀티싸이클 보정방법
US6798248B2 (en) * 2002-12-20 2004-09-28 Intel Corporation Non-overlapping clock generation
JP2004273660A (ja) * 2003-03-07 2004-09-30 Renesas Technology Corp 半導体集積回路
KR100596433B1 (ko) 2003-12-29 2006-07-05 주식회사 하이닉스반도체 반도체 기억 장치에서의 지연 고정 루프 및 그의 록킹 방법
KR100605588B1 (ko) 2004-03-05 2006-07-28 주식회사 하이닉스반도체 반도체 기억 소자에서의 지연 고정 루프 및 그의 클럭록킹 방법
KR100596781B1 (ko) 2004-04-28 2006-07-04 주식회사 하이닉스반도체 온 다이 터미네이션의 종단 전압 조절 장치
KR100696957B1 (ko) * 2005-03-31 2007-03-20 주식회사 하이닉스반도체 클럭 듀티 조정 회로, 이를 이용한 지연 고정 루프 회로 및그 방법
KR100709475B1 (ko) 2005-05-30 2007-04-18 주식회사 하이닉스반도체 Ｄｌｌ 회로의 듀티 사이클 보정회로

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20040091975A (ko) * 2003-04-23 2004-11-03 주식회사 하이닉스반도체 Ｄｌｌ 회로
KR20040095965A (ko) * 2003-04-29 2004-11-16 주식회사 하이닉스반도체 Ｄｌｌ 회로

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101027759B1 (ko) 2009-12-22 2011-04-07 연세대학교 산학협력단 지연 동기 루프 및 그것의 듀티 사이클 보정 회로
KR20230044605A (ko) * 2021-09-27 2023-04-04 에스케이하이닉스 주식회사 듀티보정회로를 포함하는 듀티보정장치 및 이를 포함하는 반도체 장치
KR102880562B1 (ko) 2021-09-27 2025-11-05 에스케이하이닉스 주식회사 듀티보정회로를 포함하는 듀티보정장치 및 이를 포함하는 반도체 장치

Also Published As

Publication number Publication date
US7548101B2 (en) 2009-06-16
JP2008154210A (ja) 2008-07-03
KR20080056544A (ko) 2008-06-23
US20080143404A1 (en) 2008-06-19
JP5080174B2 (ja) 2012-11-21

Similar Documents

Publication Publication Date Title
JP5080174B2 (ja) 半導体記憶装置の遅延ロックループ回路
US7372311B2 (en) Delay locked loop for controlling duty rate of clock
KR100399941B1 (ko) 디디알 에스디램의 레지스터 제어 지연고정루프
JP5047739B2 (ja) デューティサイクル補正機能を有する遅延ロックループ回路およびその制御方法
US7237136B2 (en) Method and apparatus for providing symmetrical output data for a double data rate DRAM
CN1716783B (zh) 寄存器控制的延迟锁定回路及其控制方法
KR100813554B1 (ko) 데이터 출력 스트로브 신호 생성 회로 및 이를 포함하는반도체 메모리 장치
US20080164921A1 (en) Delay locked loop for high speed semiconductor memory device
US7414445B2 (en) Device and method for the synchronization of clock signals and adjustment of the duty cycle of the clock signal
US7109774B2 (en) Delay locked loop (DLL) circuit and method for locking clock delay by using the same
EP4661291A2 (en) Apparatuses and methods for providing frequency divided clocks
US8736330B2 (en) Data output circuit and data output method thereof
KR100843002B1 (ko) 듀티 사이클 보정 회로 및 이를 갖는 지연 고정 루프
US8379784B2 (en) Semiconductor memory device
KR20040023838A (ko) 레지스터 제어 지연고정루프
KR100735548B1 (ko) 지연동기회로 및 방법
KR20030049303A (ko) 레지스터 제어형 지연고정루프회로
KR20080002590A (ko) 지연고정 루프회로
KR20060135288A (ko) 반도체 장치
US20070080731A1 (en) Duty cycle corrector
KR20060040966A (ko) 지연 동기 루프
KR20080035367A (ko) 반도체 메모리 장치의 지연고정루프
KR20100130380A (ko) 지연고정루프 회로

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

D13-X000 Search requested

St.27 status event code: A-1-2-D10-D13-srh-X000

D14-X000 Search report completed

St.27 status event code: A-1-2-D10-D14-srh-X000

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

FPAY Annual fee payment

Payment date: 20120824

Year of fee payment: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

FPAY Annual fee payment

Payment date: 20130822

Year of fee payment: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

FPAY Annual fee payment

Payment date: 20140822

Year of fee payment: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

FPAY Annual fee payment

Payment date: 20150824

Year of fee payment: 8

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

FPAY Annual fee payment

Payment date: 20160822

Year of fee payment: 9

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

FPAY Annual fee payment

Payment date: 20170824

Year of fee payment: 10

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

FPAY Annual fee payment

Payment date: 20180822

Year of fee payment: 11

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 11

PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20190903

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20190903