KR100792018B1 - 플라즈마에칭방법 - Google Patents
플라즈마에칭방법 Download PDFInfo
- Publication number
- KR100792018B1 KR100792018B1 KR1020060015666A KR20060015666A KR100792018B1 KR 100792018 B1 KR100792018 B1 KR 100792018B1 KR 1020060015666 A KR1020060015666 A KR 1020060015666A KR 20060015666 A KR20060015666 A KR 20060015666A KR 100792018 B1 KR100792018 B1 KR 100792018B1
- Authority
- KR
- South Korea
- Prior art keywords
- etching
- tin
- gas
- layer
- sample
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
- H10P50/24—Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials
- H10P50/242—Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials of Group IV materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
- H10P50/26—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials
- H10P50/264—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means
- H10P50/266—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means by vapour etching only
- H10P50/267—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means by vapour etching only using plasmas
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
- H10P50/26—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials
- H10P50/264—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means
- H10P50/266—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means by vapour etching only
- H10P50/267—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means by vapour etching only using plasmas
- H10P50/268—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means by vapour etching only using plasmas of silicon-containing layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
- H10P50/28—Dry etching; Plasma etching; Reactive-ion etching of insulating materials
- H10P50/286—Dry etching; Plasma etching; Reactive-ion etching of insulating materials of organic materials
- H10P50/287—Dry etching; Plasma etching; Reactive-ion etching of insulating materials of organic materials by chemical means
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P74/00—Testing or measuring during manufacture or treatment of wafers, substrates or devices
- H10P74/23—Testing or measuring during manufacture or treatment of wafers, substrates or devices characterised by multiple measurements, corrections, marking or sorting processes
- H10P74/238—Testing or measuring during manufacture or treatment of wafers, substrates or devices characterised by multiple measurements, corrections, marking or sorting processes comprising acting in response to an ongoing measurement without interruption of processing, e.g. endpoint detection or in-situ thickness measurement
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/024—Manufacture or treatment of FETs having insulated gates [IGFET] of fin field-effect transistors [FinFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/013—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator
- H10D64/01302—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon
- H10D64/01304—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H10D64/01326—Aspects related to lithography, isolation or planarisation of the conductor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
- H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
- H10D84/0172—Manufacturing their gate conductors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
- H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
- H10D84/0172—Manufacturing their gate conductors
- H10D84/0177—Manufacturing their gate conductors the gate conductors having different materials or different implants
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
- H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
- H10D84/0188—Manufacturing their isolation regions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/02—Manufacture or treatment characterised by using material-based technologies
- H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
- H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/01—Manufacture or treatment
Landscapes
- Drying Of Semiconductors (AREA)
- Electrodes Of Semiconductors (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Thin Film Transistor (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- ing And Chemical Polishing (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JPJP-P-2005-00355092 | 2005-12-08 | ||
| JP2005355092A JP4849881B2 (ja) | 2005-12-08 | 2005-12-08 | プラズマエッチング方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR20070060963A KR20070060963A (ko) | 2007-06-13 |
| KR100792018B1 true KR100792018B1 (ko) | 2008-01-04 |
Family
ID=38139962
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020060015666A Expired - Fee Related KR100792018B1 (ko) | 2005-12-08 | 2006-02-17 | 플라즈마에칭방법 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US7442651B2 (https=) |
| JP (1) | JP4849881B2 (https=) |
| KR (1) | KR100792018B1 (https=) |
| TW (1) | TWI323487B (https=) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2013154867A1 (en) * | 2012-04-13 | 2013-10-17 | Lam Research Corporation | Layer-layer etch of non volatile materials |
Families Citing this family (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7910488B2 (en) * | 2007-07-12 | 2011-03-22 | Applied Materials, Inc. | Alternative method for advanced CMOS logic gate etch applications |
| JP2009027083A (ja) * | 2007-07-23 | 2009-02-05 | Toshiba Corp | 半導体装置及びその製造方法 |
| JP5248063B2 (ja) * | 2007-08-30 | 2013-07-31 | 株式会社日立ハイテクノロジーズ | 半導体素子加工方法 |
| JP4994161B2 (ja) * | 2007-08-30 | 2012-08-08 | 株式会社日立ハイテクノロジーズ | メタルゲートのドライエッチング方法 |
| JP5037303B2 (ja) * | 2007-11-08 | 2012-09-26 | 株式会社日立ハイテクノロジーズ | high−k/メタル構造を備えた半導体素子のプラズマ処理方法 |
| US8012811B2 (en) * | 2008-01-03 | 2011-09-06 | International Business Machines Corporation | Methods of forming features in integrated circuits |
| US8168542B2 (en) * | 2008-01-03 | 2012-05-01 | International Business Machines Corporation | Methods of forming tubular objects |
| JP5223364B2 (ja) * | 2008-02-07 | 2013-06-26 | 東京エレクトロン株式会社 | プラズマエッチング方法及び記憶媒体 |
| JP5042162B2 (ja) * | 2008-08-12 | 2012-10-03 | 株式会社日立ハイテクノロジーズ | 半導体加工方法 |
| JP5377993B2 (ja) * | 2009-01-30 | 2013-12-25 | 株式会社日立ハイテクノロジーズ | プラズマ処理方法 |
| JP5250476B2 (ja) * | 2009-05-11 | 2013-07-31 | 株式会社日立ハイテクノロジーズ | ドライエッチング方法 |
| JP5730521B2 (ja) * | 2010-09-08 | 2015-06-10 | 株式会社日立ハイテクノロジーズ | 熱処理装置 |
| US9991285B2 (en) | 2013-10-30 | 2018-06-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for forming FinFET device |
| US10535566B2 (en) * | 2016-04-28 | 2020-01-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method of manufacture |
| JP6667400B2 (ja) * | 2016-08-12 | 2020-03-18 | 東京エレクトロン株式会社 | プラズマエッチング方法およびプラズマエッチングシステム |
| US10049940B1 (en) | 2017-08-25 | 2018-08-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure and method for metal gates with roughened barrier layer |
| CN109427578A (zh) * | 2017-08-24 | 2019-03-05 | 中芯国际集成电路制造(上海)有限公司 | 半导体结构及其形成方法 |
| US10770563B2 (en) | 2018-10-24 | 2020-09-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Gate structure and patterning method for multiple threshold voltages |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR19980068710A (ko) * | 1997-02-22 | 1998-10-26 | 김광호 | 가스 혼합물 및 이를 사용한 반도체 소자의 전극층 식각 방법 |
| KR19990052941A (ko) * | 1997-12-23 | 1999-07-15 | 구본준 | 금속게이트 형성방법 |
| KR19990062543A (ko) * | 1997-12-30 | 1999-07-26 | 포만 제프리 엘 | 게이트 도체 스택 형성에서 텅스텐 실리사이드 층을 플라즈마식각하는 방법 |
| US5968847A (en) | 1998-03-13 | 1999-10-19 | Applied Materials, Inc. | Process for copper etch back |
| US6063698A (en) | 1997-06-30 | 2000-05-16 | Motorola, Inc. | Method for manufacturing a high dielectric constant gate oxide for use in semiconductor integrated circuits |
| US6084279A (en) | 1997-03-31 | 2000-07-04 | Motorola Inc. | Semiconductor device having a metal containing layer overlying a gate dielectric |
| US6453915B1 (en) | 2000-06-16 | 2002-09-24 | United Microelectronics Corp. | Post polycide gate etching cleaning method |
| KR20040103454A (ko) * | 2003-05-30 | 2004-12-08 | 가부시끼가이샤 한도따이 센단 테크놀로지스 | 반도체 장치 및 그 제조 방법 |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW409152B (en) * | 1996-06-13 | 2000-10-21 | Samsung Electronic | Etching gas composition for ferroelectric capacitor electrode film and method for etching a transition metal thin film |
| EP1029099A2 (en) * | 1997-10-15 | 2000-08-23 | Tokyo Electron Limited | Apparatus and method for adjusting density distribution of a plasma |
| US6069035A (en) * | 1997-12-19 | 2000-05-30 | Lam Researh Corporation | Techniques for etching a transition metal-containing layer |
| EP0932190A1 (en) * | 1997-12-30 | 1999-07-28 | International Business Machines Corporation | Method of plasma etching the tungsten silicide layer in the gate conductor stack formation |
| EP1085478A4 (en) | 1998-03-26 | 2005-05-04 | Sharp Kk | DATA DISTRIBUTION SYSTEM AND DATA SELLING APPARATUS FOR SUCH A SYSTEM, DATA RECOVERY APPARATUS, DUPLICATE DATA DETECTION SYSTEM, AND DATA REPRODUCTION DEVICE |
| JP3705977B2 (ja) * | 1999-12-03 | 2005-10-12 | 松下電器産業株式会社 | ゲート電極の形成方法 |
| US6531404B1 (en) | 2000-08-04 | 2003-03-11 | Applied Materials Inc. | Method of etching titanium nitride |
| US6821907B2 (en) * | 2002-03-06 | 2004-11-23 | Applied Materials Inc | Etching methods for a magnetic memory cell stack |
| JP2005285809A (ja) * | 2004-03-26 | 2005-10-13 | Sony Corp | 半導体装置およびその製造方法 |
-
2005
- 2005-12-08 JP JP2005355092A patent/JP4849881B2/ja not_active Expired - Fee Related
-
2006
- 2006-02-14 TW TW095104920A patent/TWI323487B/zh not_active IP Right Cessation
- 2006-02-16 US US11/354,919 patent/US7442651B2/en not_active Expired - Fee Related
- 2006-02-17 KR KR1020060015666A patent/KR100792018B1/ko not_active Expired - Fee Related
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR19980068710A (ko) * | 1997-02-22 | 1998-10-26 | 김광호 | 가스 혼합물 및 이를 사용한 반도체 소자의 전극층 식각 방법 |
| US6084279A (en) | 1997-03-31 | 2000-07-04 | Motorola Inc. | Semiconductor device having a metal containing layer overlying a gate dielectric |
| US6063698A (en) | 1997-06-30 | 2000-05-16 | Motorola, Inc. | Method for manufacturing a high dielectric constant gate oxide for use in semiconductor integrated circuits |
| KR19990052941A (ko) * | 1997-12-23 | 1999-07-15 | 구본준 | 금속게이트 형성방법 |
| KR19990062543A (ko) * | 1997-12-30 | 1999-07-26 | 포만 제프리 엘 | 게이트 도체 스택 형성에서 텅스텐 실리사이드 층을 플라즈마식각하는 방법 |
| US5968847A (en) | 1998-03-13 | 1999-10-19 | Applied Materials, Inc. | Process for copper etch back |
| US6453915B1 (en) | 2000-06-16 | 2002-09-24 | United Microelectronics Corp. | Post polycide gate etching cleaning method |
| KR20040103454A (ko) * | 2003-05-30 | 2004-12-08 | 가부시끼가이샤 한도따이 센단 테크놀로지스 | 반도체 장치 및 그 제조 방법 |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2013154867A1 (en) * | 2012-04-13 | 2013-10-17 | Lam Research Corporation | Layer-layer etch of non volatile materials |
Also Published As
| Publication number | Publication date |
|---|---|
| US7442651B2 (en) | 2008-10-28 |
| US20070134922A1 (en) | 2007-06-14 |
| JP2007158250A (ja) | 2007-06-21 |
| TW200723393A (en) | 2007-06-16 |
| KR20070060963A (ko) | 2007-06-13 |
| TWI323487B (en) | 2010-04-11 |
| JP4849881B2 (ja) | 2012-01-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100792018B1 (ko) | 플라즈마에칭방법 | |
| JP4554461B2 (ja) | 半導体装置の製造方法 | |
| US9570317B2 (en) | Microelectronic method for etching a layer | |
| Ohmi et al. | New era of silicon technologies due to radical reaction based semiconductor manufacturing | |
| KR102483741B1 (ko) | 진보된 패터닝 프로세스에서의 스페이서 퇴적 및 선택적 제거를 위한 장치 및 방법들 | |
| US7368392B2 (en) | Method of fabricating a gate structure of a field effect transistor having a metal-containing gate electrode | |
| KR101476435B1 (ko) | 다중-레이어 레지스트 플라즈마 에치 방법 | |
| US9640385B2 (en) | Gate electrode material residual removal process | |
| JP2005129906A (ja) | エッチングプロセスの精度及び反復性を制御する装置及び方法 | |
| CN1790626A (zh) | 在蚀刻浅沟槽之前预锥形硅或硅-锗的工艺 | |
| EP1840946A1 (en) | Method for cleaning of semiconductor processing apparatus and method for ethching silicon substrate | |
| TWI822631B (zh) | 在選擇性地蝕刻氮化矽間隔物期間改進輪廓控制之方法 | |
| KR101044427B1 (ko) | 드라이 에칭방법 | |
| US7109085B2 (en) | Etching process to avoid polysilicon notching | |
| US6746925B1 (en) | High-k dielectric bird's beak optimizations using in-situ O2 plasma oxidation | |
| US8440513B2 (en) | Method of semiconductor processing | |
| CN115376936A (zh) | 半导体器件的形成方法 | |
| KR102435643B1 (ko) | 마이크로전자 워크피스의 처리를 위한 금속 하드 마스크 층 | |
| Maeda et al. | Selective dry etching of HfO2 in CF4 and Cl2/HBr-based chemistries | |
| Joubert et al. | Towards new plasma technologies for 22nm gate etch processes and beyond | |
| JP2010062212A (ja) | 半導体装置の製造方法 | |
| Yost et al. | Dry etching of amorphous-Si gates for deep sub-100 nm silicon-on-insulator complementary metal–oxide semiconductor | |
| CN101038870A (zh) | 半导体器件栅极结构的制造方法 | |
| Xu et al. | 20 nm polysilicon gate patterning and application in 36 nm complementary metal–oxide–semiconductor devices | |
| KR20180048285A (ko) | 플라스마 에칭 방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| PA0109 | Patent application |
St.27 status event code: A-0-1-A10-A12-nap-PA0109 |
|
| PA0201 | Request for examination |
St.27 status event code: A-1-2-D10-D11-exm-PA0201 |
|
| E902 | Notification of reason for refusal | ||
| PE0902 | Notice of grounds for rejection |
St.27 status event code: A-1-2-D10-D21-exm-PE0902 |
|
| E13-X000 | Pre-grant limitation requested |
St.27 status event code: A-2-3-E10-E13-lim-X000 |
|
| P11-X000 | Amendment of application requested |
St.27 status event code: A-2-2-P10-P11-nap-X000 |
|
| P13-X000 | Application amended |
St.27 status event code: A-2-2-P10-P13-nap-X000 |
|
| R17-X000 | Change to representative recorded |
St.27 status event code: A-3-3-R10-R17-oth-X000 |
|
| PG1501 | Laying open of application |
St.27 status event code: A-1-1-Q10-Q12-nap-PG1501 |
|
| E90F | Notification of reason for final refusal | ||
| PE0902 | Notice of grounds for rejection |
St.27 status event code: A-1-2-D10-D21-exm-PE0902 |
|
| E13-X000 | Pre-grant limitation requested |
St.27 status event code: A-2-3-E10-E13-lim-X000 |
|
| P11-X000 | Amendment of application requested |
St.27 status event code: A-2-2-P10-P11-nap-X000 |
|
| P13-X000 | Application amended |
St.27 status event code: A-2-2-P10-P13-nap-X000 |
|
| E701 | Decision to grant or registration of patent right | ||
| PE0701 | Decision of registration |
St.27 status event code: A-1-2-D10-D22-exm-PE0701 |
|
| GRNT | Written decision to grant | ||
| PR0701 | Registration of establishment |
St.27 status event code: A-2-4-F10-F11-exm-PR0701 |
|
| PR1002 | Payment of registration fee |
St.27 status event code: A-2-2-U10-U11-oth-PR1002 Fee payment year number: 1 |
|
| PG1601 | Publication of registration |
St.27 status event code: A-4-4-Q10-Q13-nap-PG1601 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 4 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 5 |
|
| FPAY | Annual fee payment |
Payment date: 20121130 Year of fee payment: 6 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 6 |
|
| FPAY | Annual fee payment |
Payment date: 20131202 Year of fee payment: 7 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 7 |
|
| LAPS | Lapse due to unpaid annual fee | ||
| PC1903 | Unpaid annual fee |
St.27 status event code: A-4-4-U10-U13-oth-PC1903 Not in force date: 20141229 Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE |
|
| PC1903 | Unpaid annual fee |
St.27 status event code: N-4-6-H10-H13-oth-PC1903 Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE Not in force date: 20141229 |
|
| R18-X000 | Changes to party contact information recorded |
St.27 status event code: A-5-5-R10-R18-oth-X000 |
|
| P22-X000 | Classification modified |
St.27 status event code: A-4-4-P10-P22-nap-X000 |