KR100701697B1 - 듀얼 폴리사이드 게이트를 갖는 씨모스 소자의 제조방법 - Google Patents
듀얼 폴리사이드 게이트를 갖는 씨모스 소자의 제조방법 Download PDFInfo
- Publication number
- KR100701697B1 KR100701697B1 KR1020050057164A KR20050057164A KR100701697B1 KR 100701697 B1 KR100701697 B1 KR 100701697B1 KR 1020050057164 A KR1020050057164 A KR 1020050057164A KR 20050057164 A KR20050057164 A KR 20050057164A KR 100701697 B1 KR100701697 B1 KR 100701697B1
- Authority
- KR
- South Korea
- Prior art keywords
- well
- film
- gate
- polyside
- region
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823871—Complementary field-effect transistors, e.g. CMOS interconnection or wiring or contact manufacturing related aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823835—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes silicided or salicided gate conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823842—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
Description
Claims (5)
- 주변회로 지역에서의 씨모스 소자 제조방법으로서,셀지역 및 주변회로 지역으로 구획되고, 상기 각 지역에 소자분리막 및 P-웰 및 N-웰이 형성된 실리콘기판을 제공하는 단계;상기 기판 상에 게이트산화막과 실리콘막을 차례로 형성하는 단계;상기 주변회로 지역의 P-웰 영역 상에 형성된 실리콘막 부분에 n형 불순물을 이온주입함과 아울러 N-웰 영역 상에 형성된 실리콘막 부분에 p형 불순물을 이온주입하는 단계;상기 영역 별로 n형 및 p형 불순물이 각각 이온주입된 실리콘막 상에 금속실리사이드막을 형성하는 단계;상기 금속실리사이드막과 실리콘막 및 게이트산화막을 식각하여 주변회로 지역의 N-웰 및 P-웰 영역 상에 서로 분리된 n+ 폴리사이드 게이트 및 p+ 폴리사이드 게이트를 형성하는 단계;상기 기판 결과물 상에 층간절연막을 형성하는 단계;상기 N-웰 및 P-웰 영역 상에 형성된 층간절연막과 하드마스크막을 차례로 식각하여 N-웰 및 P-웰 영역의 금속실리사이드막을 노출시키는 비트라인 콘택홀을 형성하는 단계; 및상기 비트라인 콘택홀을 매립하도록 금속막을 증착하여 상기 서로 분리된 n+ 폴리사이드 게이트 및 p+ 폴리사이드 게이트와 동시에 콘택되는 브릿지 구조의 비트라인을 형성하는 단계;를 포함하는 것을 특징으로 하는 씨모스 소자의 제조방법.
- 제 1 항에 있어서, 상기 실리콘막은 비정질 상태로 형성하는 것을 특징으로 하는 씨모스 소자의 제조방법.
- 제 1 항에 있어서, 상기 n형 불순물 이온주입은 P 또는 As을 사용하여 수행하는 것을 특징으로 하는 씨모스 소자의 제조방법.
- 제 1 항에 있어서, 상기 p형 불순물 이온주입은 B 또는 BF2를 사용하여 수행하는 것을 특징으로 하는 씨모스 소자의 제조방법.
- 제 1 항에 있어서, 상기 금속실사이드막은 텅스텐실리사이드막으로 이루어진 것을 특징으로 하는 씨모스 소자의 제조방법.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020050057164A KR100701697B1 (ko) | 2005-06-29 | 2005-06-29 | 듀얼 폴리사이드 게이트를 갖는 씨모스 소자의 제조방법 |
US11/299,501 US7417283B2 (en) | 2005-06-29 | 2005-12-12 | CMOS device with dual polycide gates and method of manufacturing the same |
US12/177,295 US20080280407A1 (en) | 2005-06-29 | 2008-07-22 | Cmos device with dual polycide gates and method of manufacturing the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020050057164A KR100701697B1 (ko) | 2005-06-29 | 2005-06-29 | 듀얼 폴리사이드 게이트를 갖는 씨모스 소자의 제조방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20070001588A KR20070001588A (ko) | 2007-01-04 |
KR100701697B1 true KR100701697B1 (ko) | 2007-03-29 |
Family
ID=37590108
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020050057164A KR100701697B1 (ko) | 2005-06-29 | 2005-06-29 | 듀얼 폴리사이드 게이트를 갖는 씨모스 소자의 제조방법 |
Country Status (2)
Country | Link |
---|---|
US (2) | US7417283B2 (ko) |
KR (1) | KR100701697B1 (ko) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100701697B1 (ko) * | 2005-06-29 | 2007-03-29 | 주식회사 하이닉스반도체 | 듀얼 폴리사이드 게이트를 갖는 씨모스 소자의 제조방법 |
US7859912B2 (en) | 2006-03-09 | 2010-12-28 | National Semiconductor Corporation | Mid-size NVM cell and array utilizing gated diode for low current programming |
US8120123B2 (en) | 2007-09-18 | 2012-02-21 | Samsung Electronics Co., Ltd. | Semiconductor device and method of forming the same |
DE102008047591B4 (de) | 2007-09-18 | 2019-08-14 | Samsung Electronics Co., Ltd. | Verfahren zum Herstellen einer Halbleitervorrichtung mit reduzierter Dicke |
KR101623123B1 (ko) | 2009-07-23 | 2016-05-23 | 삼성전자주식회사 | 반도체소자 및 그 제조방법 |
US8604586B2 (en) | 2009-08-06 | 2013-12-10 | Qualcomm Incorporated | High breakdown voltage embedded MIM capacitor structure |
CN104347510B (zh) * | 2013-08-06 | 2018-03-30 | 中芯国际集成电路制造(上海)有限公司 | 一种半导体器件及其制作的方法 |
US20150131295A1 (en) * | 2013-11-12 | 2015-05-14 | GE Lighting Solutions, LLC | Thin-film coating for improved outdoor led reflectors |
TWI685978B (zh) | 2019-01-04 | 2020-02-21 | 力晶積成電子製造股份有限公司 | 半導體元件及其製造方法 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20000002347A (ko) * | 1998-06-19 | 2000-01-15 | 김영환 | 반도체장치의 제조방법 |
US6432760B1 (en) | 2000-12-28 | 2002-08-13 | Infineon Technologies Ag | Method and structure to reduce the damage associated with programming electrical fuses |
KR20020073642A (ko) * | 2001-03-15 | 2002-09-28 | 주식회사 하이닉스반도체 | 반도체 소자의 듀얼 게이트 형성 방법 |
KR20040090476A (ko) * | 2003-04-16 | 2004-10-25 | 가부시키가이샤 히타치세이사쿠쇼 | 반도체 집적 회로 장치 및 그 제조 방법 |
Family Cites Families (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05160070A (ja) * | 1991-05-31 | 1993-06-25 | Texas Instr Inc <Ti> | 半導体装置の接点とその製法 |
EP0575688B1 (en) * | 1992-06-26 | 1998-05-27 | STMicroelectronics S.r.l. | Programming of LDD-ROM cells |
US5292677A (en) * | 1992-09-18 | 1994-03-08 | Micron Technology, Inc. | Reduced mask CMOS process for fabricating stacked capacitor multi-megabit dynamic random access memories utilizing single etch stop layer for contacts |
JP3813638B2 (ja) * | 1993-01-14 | 2006-08-23 | 株式会社ルネサステクノロジ | 半導体集積回路装置およびその製造方法 |
JP3261435B2 (ja) * | 1995-01-19 | 2002-03-04 | マイクロン・テクノロジー・インコーポレイテッド | 周辺回路内にトランジスタを形成する方法 |
US5643819A (en) * | 1995-10-30 | 1997-07-01 | Vanguard International Semiconductor Corporation | Method of fabricating fork-shaped stacked capacitors for DRAM cells |
US5686337A (en) * | 1996-01-11 | 1997-11-11 | Vanguard International Semiconductor Corporation | Method for fabricating stacked capacitors in a DRAM cell |
US5648291A (en) * | 1996-06-03 | 1997-07-15 | Vanguard International Semiconductor Corporation | Method for fabricating a bit line over a capacitor array of memory cells |
US5705438A (en) * | 1996-10-18 | 1998-01-06 | Vanguard International Semiconductor Corporation | Method for manufacturing stacked dynamic random access memories using reduced photoresist masking steps |
US6197653B1 (en) * | 1997-03-27 | 2001-03-06 | Texas Instruments Incorporated | Capacitor and memory structure and method |
US5780338A (en) * | 1997-04-11 | 1998-07-14 | Vanguard International Semiconductor Corporation | Method for manufacturing crown-shaped capacitors for dynamic random access memory integrated circuits |
US6171970B1 (en) * | 1998-01-27 | 2001-01-09 | Texas Instruments Incorporated | Method for forming high-density integrated circuit capacitors |
US6010933A (en) * | 1998-07-17 | 2000-01-04 | Vanguard International Semiconductor | Method for making a planarized capacitor-over-bit-line structure for dynamic random access memory (DRAM) devices |
US6127716A (en) * | 1998-10-09 | 2000-10-03 | Kabushiki Kaisha Toshiba | Heterojunction bipolar transistor and manufacturing method thereof |
US6083790A (en) * | 1999-02-11 | 2000-07-04 | Taiwan Semiconductor Manufacturing Company Ltd. | Method for making y-shaped multi-fin stacked capacitors for dynamic random access memory cells |
US6001717A (en) * | 1999-02-12 | 1999-12-14 | Vanguard International Semiconductor Corporation | Method of making local interconnections for dynamic random access memory (DRAM) circuits with reduced contact resistance and reduced mask set |
KR100319623B1 (ko) * | 1999-05-18 | 2002-01-05 | 김영환 | 디램 셀 어레이 및 그 제조방법 |
US6187624B1 (en) * | 1999-06-04 | 2001-02-13 | Taiwan Semiconductor Manufacturing Company | Method for making closely spaced capacitors with reduced parasitic capacitance on a dynamic random access memory (DRAM) device |
JP2002164433A (ja) * | 2000-11-27 | 2002-06-07 | Mitsubishi Electric Corp | 半導体装置とその製造方法 |
KR100420117B1 (ko) * | 2001-03-12 | 2004-03-02 | 삼성전자주식회사 | 수소 확산방지막을 포함하는 반도체 장치 및 그 제조 방법 |
US7408218B2 (en) * | 2001-12-14 | 2008-08-05 | Renesas Technology Corporation | Semiconductor device having plural dram memory cells and a logic circuit |
JP2004363217A (ja) * | 2003-06-03 | 2004-12-24 | Renesas Technology Corp | 半導体装置 |
JP2004363214A (ja) * | 2003-06-03 | 2004-12-24 | Renesas Technology Corp | 半導体集積回路装置の製造方法および半導体集積回路装置 |
US6979849B2 (en) * | 2003-12-31 | 2005-12-27 | Micron Technology, Inc. | Memory cell having improved interconnect |
KR100701697B1 (ko) * | 2005-06-29 | 2007-03-29 | 주식회사 하이닉스반도체 | 듀얼 폴리사이드 게이트를 갖는 씨모스 소자의 제조방법 |
-
2005
- 2005-06-29 KR KR1020050057164A patent/KR100701697B1/ko active IP Right Grant
- 2005-12-12 US US11/299,501 patent/US7417283B2/en active Active
-
2008
- 2008-07-22 US US12/177,295 patent/US20080280407A1/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20000002347A (ko) * | 1998-06-19 | 2000-01-15 | 김영환 | 반도체장치의 제조방법 |
US6432760B1 (en) | 2000-12-28 | 2002-08-13 | Infineon Technologies Ag | Method and structure to reduce the damage associated with programming electrical fuses |
KR20020073642A (ko) * | 2001-03-15 | 2002-09-28 | 주식회사 하이닉스반도체 | 반도체 소자의 듀얼 게이트 형성 방법 |
KR20040090476A (ko) * | 2003-04-16 | 2004-10-25 | 가부시키가이샤 히타치세이사쿠쇼 | 반도체 집적 회로 장치 및 그 제조 방법 |
Also Published As
Publication number | Publication date |
---|---|
US20070004119A1 (en) | 2007-01-04 |
US7417283B2 (en) | 2008-08-26 |
KR20070001588A (ko) | 2007-01-04 |
US20080280407A1 (en) | 2008-11-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100701697B1 (ko) | 듀얼 폴리사이드 게이트를 갖는 씨모스 소자의 제조방법 | |
US7465637B2 (en) | Method for manufacturing semiconductor device | |
KR100480856B1 (ko) | 반도체 장치 및 그 제조 방법 | |
US8053841B2 (en) | Semiconductor device having a fin transistor | |
US7528442B2 (en) | Semiconductor device and manufacturing method thereof | |
KR20010077099A (ko) | 자기 정렬된 웰 바이어스 영역을 갖는 모스 트랜지스터 및그 제조방법 | |
JP5627165B2 (ja) | 半導体装置及び半導体装置の製造方法 | |
US20050205940A1 (en) | Semiconductor device and method for manufacturing the same | |
JP2001156290A (ja) | 半導体装置 | |
US20080093666A1 (en) | Semiconductor Device and Manufacturing Method Thereof | |
US8884373B2 (en) | Semiconductor device | |
US20080224223A1 (en) | Semiconductor device and method for fabricating the same | |
US9012285B2 (en) | Semiconductor device and method of manufacturing same | |
KR20070002664A (ko) | 반도체 소자의 듀얼게이트 제조방법 | |
KR100955933B1 (ko) | 반도체 소자 및 그의 제조방법 | |
KR100311177B1 (ko) | 반도체장치의 제조방법 | |
KR19990037533A (ko) | Cmos 반도체장치 및 그의 제조방법 | |
KR20090098136A (ko) | 반도체 소자의 제조 방법 | |
KR20010056122A (ko) | 펀치 쓰루 특성을 개선시키기 위한 반도체 소자의 제조 방법 | |
KR20060031953A (ko) | 반도체 소자의 제조 방법 | |
KR20010004452A (ko) | 반도체장치의 제조방법 | |
KR20060122526A (ko) | 반도체 소자의 제조방법 | |
JP2012043861A (ja) | 半導体装置の製造方法 | |
JP2010010169A (ja) | 半導体装置およびその製造方法 | |
KR20010063833A (ko) | 반도체 장치 제조 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130225 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20140221 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20150223 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20160223 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20170223 Year of fee payment: 11 |
|
FPAY | Annual fee payment |
Payment date: 20180223 Year of fee payment: 12 |
|
FPAY | Annual fee payment |
Payment date: 20190220 Year of fee payment: 13 |
|
FPAY | Annual fee payment |
Payment date: 20200226 Year of fee payment: 14 |