KR100504192B1 - 반도체 소자의 제조 방법 - Google Patents
반도체 소자의 제조 방법 Download PDFInfo
- Publication number
- KR100504192B1 KR100504192B1 KR10-2000-0050185A KR20000050185A KR100504192B1 KR 100504192 B1 KR100504192 B1 KR 100504192B1 KR 20000050185 A KR20000050185 A KR 20000050185A KR 100504192 B1 KR100504192 B1 KR 100504192B1
- Authority
- KR
- South Korea
- Prior art keywords
- forming
- gate electrode
- layer
- semiconductor device
- annealing
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 40
- 239000004065 semiconductor Substances 0.000 title claims abstract description 27
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 14
- 238000000137 annealing Methods 0.000 claims abstract description 18
- 229910021332 silicide Inorganic materials 0.000 claims abstract description 17
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims abstract description 17
- 239000000758 substrate Substances 0.000 claims abstract description 12
- 238000002955 isolation Methods 0.000 claims abstract description 11
- 150000002500 ions Chemical class 0.000 claims abstract description 8
- 239000012535 impurity Substances 0.000 claims abstract description 7
- 229910017052 cobalt Inorganic materials 0.000 claims description 5
- 239000010941 cobalt Substances 0.000 claims description 5
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 claims description 5
- 230000003213 activating effect Effects 0.000 claims description 4
- 238000000151 deposition Methods 0.000 claims description 3
- 239000005380 borophosphosilicate glass Substances 0.000 claims 1
- 238000002360 preparation method Methods 0.000 claims 1
- 239000002019 doping agent Substances 0.000 abstract description 14
- 230000009849 deactivation Effects 0.000 abstract description 6
- 239000010410 layer Substances 0.000 description 31
- 238000005468 ion implantation Methods 0.000 description 6
- 230000004913 activation Effects 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 238000010438 heat treatment Methods 0.000 description 3
- 239000011229 interlayer Substances 0.000 description 3
- GDFCWFBWQUEQIJ-UHFFFAOYSA-N [B].[P] Chemical compound [B].[P] GDFCWFBWQUEQIJ-UHFFFAOYSA-N 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 230000002265 prevention Effects 0.000 description 2
- 239000005368 silicate glass Substances 0.000 description 2
- 230000000903 blocking effect Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 230000002779 inactivation Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
- H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6656—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using multiple spacer layers, e.g. multiple sidewall spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
- H01L21/225—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
- H01L21/2251—Diffusion into or out of group IV semiconductors
- H01L21/2254—Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides
- H01L21/2257—Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides the applied layer being silicon or silicide or SIPOS, e.g. polysilicon, porous silicon
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
Claims (5)
- 반도체 기판에 소자 격리층을 형성하여 활성 영역을 정의하는 단계;상기 활성 영역상에 게이트 전극을 형성하고 상기 게이트 전극 양측의 기판 표면에 LDD 영역을 형성하는 단계;상기 게이트 전극의 측면에 게이트 측벽을 형성하고 게이트 전극의 상부 표면 및 노출된 기판 표면에 실리사이드층을 형성하는 단계;상기 게이트 전극을 마스크로 하여 소오스/드레인을 형성하기 위한 불순물 이온을 주입하는 단계;상기 불순물 이온이 주입된 반도체 기판 전면에 제1 및 제2 절연층을 순차적으로 형성한후 어닐 공정으로 소오스/드레인을 형성하기 위한 불순물 이온을 활성화하면서 상기 제2 절연층을 플로우시켜 상부를 평탄화시키는 단계를 포함하여 이루어지는 것을 특징으로 하는 반도체 소자의 제조 방법.
- 제 1 항에 있어서, 제 1 절연층은 ILD층이고, 제 2 절연층은 BPSG층인 것을 특징으로 하는 반도체 소자의 제조 방법.
- 삭제
- 제 1 항에 있어서, 어닐 공정을 800 ~ 950℃의 온도의 RTP 공정으로 진행하는 것을 특징으로 하는 반도체 소자의 제조 방법.
- 제 1 항에 있어서, 실리사이드층을 형성하기 위한 공정은 Co 150Å/Ti 150Å를 증착하여 1st 어닐을 수행하고 미반응된 잔유물을 제거한후에 2nd 어닐을 하여 코발트 실리사이드층을 형성하는 것을 특징으로 하는 반도체 소자의 제조 방법.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2000-0050185A KR100504192B1 (ko) | 2000-08-28 | 2000-08-28 | 반도체 소자의 제조 방법 |
US09/934,179 US20020106863A1 (en) | 2000-08-28 | 2001-08-21 | Method for fabricating semiconductor devices |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2000-0050185A KR100504192B1 (ko) | 2000-08-28 | 2000-08-28 | 반도체 소자의 제조 방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20020017093A KR20020017093A (ko) | 2002-03-07 |
KR100504192B1 true KR100504192B1 (ko) | 2005-07-28 |
Family
ID=19685672
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR10-2000-0050185A KR100504192B1 (ko) | 2000-08-28 | 2000-08-28 | 반도체 소자의 제조 방법 |
Country Status (2)
Country | Link |
---|---|
US (1) | US20020106863A1 (ko) |
KR (1) | KR100504192B1 (ko) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101053225B1 (ko) * | 2009-09-30 | 2011-08-01 | 주식회사 아토 | 박막 증착방법 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0653236A (ja) * | 1992-07-30 | 1994-02-25 | Nec Corp | 半導体装置の製造方法 |
KR19980065681A (ko) * | 1997-01-14 | 1998-10-15 | 김광호 | 실리사이드층의 비저항을 줄일 수 있는 반도체 장치 제조방법 |
KR20000010018A (ko) * | 1998-07-29 | 2000-02-15 | 윤종용 | 반도체 장치의 제조방법 |
US6087234A (en) * | 1997-12-19 | 2000-07-11 | Texas Instruments - Acer Incorporated | Method of forming a self-aligned silicide MOSFET with an extended ultra-shallow S/D junction |
-
2000
- 2000-08-28 KR KR10-2000-0050185A patent/KR100504192B1/ko active IP Right Grant
-
2001
- 2001-08-21 US US09/934,179 patent/US20020106863A1/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0653236A (ja) * | 1992-07-30 | 1994-02-25 | Nec Corp | 半導体装置の製造方法 |
KR19980065681A (ko) * | 1997-01-14 | 1998-10-15 | 김광호 | 실리사이드층의 비저항을 줄일 수 있는 반도체 장치 제조방법 |
US6087234A (en) * | 1997-12-19 | 2000-07-11 | Texas Instruments - Acer Incorporated | Method of forming a self-aligned silicide MOSFET with an extended ultra-shallow S/D junction |
KR20000010018A (ko) * | 1998-07-29 | 2000-02-15 | 윤종용 | 반도체 장치의 제조방법 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101053225B1 (ko) * | 2009-09-30 | 2011-08-01 | 주식회사 아토 | 박막 증착방법 |
Also Published As
Publication number | Publication date |
---|---|
US20020106863A1 (en) | 2002-08-08 |
KR20020017093A (ko) | 2002-03-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101587896B (zh) | 半导体器件及其制造方法 | |
US6083798A (en) | Method of producing a metal oxide semiconductor device with raised source/drain | |
US6194293B1 (en) | Channel formation after source and drain regions are formed | |
JP3524461B2 (ja) | Cmosデバイスのデュアル・ゲート構造を製造するプロセス | |
CN100418224C (zh) | 半导体器件及半导体器件的制造方法 | |
KR100504192B1 (ko) | 반도체 소자의 제조 방법 | |
KR100475538B1 (ko) | 반도체 소자의 제조방법 | |
KR20040008631A (ko) | 반도체소자의 제조 방법 | |
KR100402106B1 (ko) | 반도체 소자의 제조 방법 | |
KR20090011493A (ko) | 반도체 소자 제조 방법 | |
KR100567031B1 (ko) | 반도체 소자의 제조방법 | |
KR100268865B1 (ko) | 반도체 소자의 제조방법 | |
KR100588784B1 (ko) | 반도체 소자 제조방법 | |
KR960013624B1 (ko) | 얕은 접합 반도체장치의 제조방법 | |
KR100940438B1 (ko) | 반도체 소자의 제조 방법 | |
KR100348310B1 (ko) | 반도체 소자의 제조방법 | |
KR100824661B1 (ko) | 반도체 소자의 제조방법 | |
KR20010002666A (ko) | 반도체 소자의 살리사이드층 형성 방법 | |
KR100400781B1 (ko) | 피모스 반도체 소자의 제조방법 | |
KR100604568B1 (ko) | 반도체 소자의 제조 방법 | |
KR20030044144A (ko) | 반도체 소자의 제조 방법 | |
KR20070106161A (ko) | 반도체 소자의 듀얼폴리게이트 제조방법 | |
KR20040050116A (ko) | 반도체 소자의 제조 방법 | |
KR20030008332A (ko) | 반도체 소자의 제조 방법 | |
KR20030066998A (ko) | 도펀트 외확산 방지 및 콘택 저항 감소를 위한 반도체소자의 제조 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
N231 | Notification of change of applicant | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130620 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20140618 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20150617 Year of fee payment: 11 |
|
FPAY | Annual fee payment |
Payment date: 20160620 Year of fee payment: 12 |
|
FPAY | Annual fee payment |
Payment date: 20170626 Year of fee payment: 13 |
|
FPAY | Annual fee payment |
Payment date: 20180618 Year of fee payment: 14 |
|
FPAY | Annual fee payment |
Payment date: 20190619 Year of fee payment: 15 |