KR100455095B1 - 반도체 소자의 소자 분리막 형성 방법 - Google Patents
반도체 소자의 소자 분리막 형성 방법 Download PDFInfo
- Publication number
- KR100455095B1 KR100455095B1 KR10-2002-0084280A KR20020084280A KR100455095B1 KR 100455095 B1 KR100455095 B1 KR 100455095B1 KR 20020084280 A KR20020084280 A KR 20020084280A KR 100455095 B1 KR100455095 B1 KR 100455095B1
- Authority
- KR
- South Korea
- Prior art keywords
- film
- amorphous silicon
- oxide film
- trench
- forming
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 63
- 239000004065 semiconductor Substances 0.000 title claims abstract description 26
- 238000002955 isolation Methods 0.000 title claims abstract description 21
- 229910021417 amorphous silicon Inorganic materials 0.000 claims abstract description 29
- 238000005530 etching Methods 0.000 claims abstract description 23
- 125000006850 spacer group Chemical group 0.000 claims description 16
- 239000000758 substrate Substances 0.000 claims description 16
- 230000003647 oxidation Effects 0.000 claims description 9
- 238000007254 oxidation reaction Methods 0.000 claims description 9
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 7
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 7
- 150000004767 nitrides Chemical class 0.000 claims description 6
- 238000000059 patterning Methods 0.000 claims description 6
- 238000000151 deposition Methods 0.000 claims description 5
- 230000001590 oxidative effect Effects 0.000 claims description 4
- 238000005468 ion implantation Methods 0.000 claims description 3
- 238000001020 plasma etching Methods 0.000 claims description 2
- 238000004140 cleaning Methods 0.000 abstract description 6
- 239000010408 film Substances 0.000 description 85
- 229920002120 photoresistant polymer Polymers 0.000 description 8
- 239000007789 gas Substances 0.000 description 7
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 230000006866 deterioration Effects 0.000 description 3
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 2
- 210000003323 beak Anatomy 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 238000002156 mixing Methods 0.000 description 2
- 238000009832 plasma treatment Methods 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000002159 abnormal effect Effects 0.000 description 1
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 238000000280 densification Methods 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 238000011049 filling Methods 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 230000002035 prolonged effect Effects 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
- 238000009279 wet oxidation reaction Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3081—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their composition, e.g. multilayer masks, materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/3086—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/32105—Oxidation of silicon-containing layers
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Element Separation (AREA)
Abstract
Description
Claims (4)
- 반도체 기판상에 패드 산화막 및 하드 마스크막을 순차적으로 형성한 다음 상기 하드 마스크막과 상기 패드 산화막을 패터닝 하여 제 1 트렌치를 형성하는 단계;전체 구조상에 그 단차를 따라 비정질 실리콘막을 형성하는 단계;상기 제 1 트렌치 측벽에 형성된 상기 비정질 실리콘막을 보호하기 위해 상기 제 1 트렌치 측벽에 스페이서를 형성하는 단계;상기 제 1 트렌치 하부의 상기 비정질 실리콘막과 상기 반도체 기판을 패터닝 하여 제 2 트렌치를 형성하는 단계;상기 스페이서를 제거한 다음, O2플라즈마 산화 공정을 통해 상기 비정질 실리콘막을 산화시켜 실리콘 산화막을 형성하는 단계;상기 제 1 및 제 2 트렌치를 포함한 전체 구조상에 필드 산화막을 증착한 다음, 상기 하드 마스크막을 정지층으로 하는 평탄화 공정을 실시하는 단계; 및상기 하드 마스크막과 상기 패드 산화막을 식각하는 단계를 포함하는 것을 특징으로 하는 반도체 소자의 소자 분리막 형성 방법.
- 제 1 항에 있어서,상기 O2플라즈마 산화 공정은 50 내지 200℃의 온도 범위를 갖는 플라즈마 에슁 방법과 O2이온주입 방법을 이용하여 상기 비정질 실리콘막을 산화하는 것을 특징으로 하는 반도체 소자의 소자 분리막 형성 방법.
- 제 1 항에 있어서,상기 패드 산화막은 50 내지 200Å 두께로 형성하고, 상기 하드 마스크막은 질화막을 이용하여 1000 내지 2000Å 두께로 형성하며, 상기 비정질 실리콘막은 100 내지 1000Å 두께로 형성하는 것을 특징으로 하는 반도체 소자의 소자 분리막 형성 방법.
- 제 1 항에 있어서,상기 스페이서는 상기 비정질 실리콘막 상에 그 단차를 따라 200 내지 1000Å 두께의 산화막을 증착한 다음 전면식각을 실시하여 형성하는 것을 특징으로 하는 반도체 소자의 소자 분리막 형성 방법.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2002-0084280A KR100455095B1 (ko) | 2002-12-26 | 2002-12-26 | 반도체 소자의 소자 분리막 형성 방법 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2002-0084280A KR100455095B1 (ko) | 2002-12-26 | 2002-12-26 | 반도체 소자의 소자 분리막 형성 방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20040057522A KR20040057522A (ko) | 2004-07-02 |
KR100455095B1 true KR100455095B1 (ko) | 2004-11-06 |
Family
ID=37350092
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR10-2002-0084280A KR100455095B1 (ko) | 2002-12-26 | 2002-12-26 | 반도체 소자의 소자 분리막 형성 방법 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100455095B1 (ko) |
-
2002
- 2002-12-26 KR KR10-2002-0084280A patent/KR100455095B1/ko active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
KR20040057522A (ko) | 2004-07-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4497860B2 (ja) | 半導体素子の素子分離膜形成方法 | |
JPH10144782A (ja) | 隔離領域の形成方法 | |
KR20010046153A (ko) | 반도체장치의 트렌치 구조의 소자분리막 형성방법 | |
KR100455095B1 (ko) | 반도체 소자의 소자 분리막 형성 방법 | |
KR100911984B1 (ko) | 반도체 소자의 소자 분리막 형성 방법 | |
KR100455094B1 (ko) | 반도체 소자의 소자 분리막 형성 방법 | |
KR20000044885A (ko) | 반도체 소자의 소자 분리막 형성 방법 | |
KR100486875B1 (ko) | 반도체 소자의 소자 분리막 및 그 형성 방법 | |
KR100561974B1 (ko) | 반도체 소자의 제조방법 | |
KR20040059998A (ko) | 반도체 장치의 소자 분리막 형성방법 | |
KR100511680B1 (ko) | 반도체 소자의 트렌치 형성방법 | |
KR100481909B1 (ko) | 반도체 소자의 소자분리막 형성 방법 | |
KR100507380B1 (ko) | 반도체 소자의 소자 분리막 형성 방법 | |
KR100587597B1 (ko) | 반도체 소자의 소자분리막 형성방법 | |
KR20030052663A (ko) | 반도체소자의 분리 방법 | |
KR20040105980A (ko) | 반도체 소자의 얕은 트랜치 소자분리막 형성방법 | |
KR20050002060A (ko) | 선택적 실리콘 리세스로 모우트를 방지한 반도체 소자의제조방법 | |
KR20030000951A (ko) | 반도체장치의 소자분리막 형성방법 | |
KR20020010806A (ko) | 반도체소자의 소자분리막 형성 방법 | |
KR20050003013A (ko) | 반도체 소자의 소자분리막 형성방법 | |
KR20050002037A (ko) | 반도체 소자의 소자분리막 형성 방법 | |
KR20050012652A (ko) | 반도체 소자의 소자분리막 형성방법 | |
KR20020003031A (ko) | 반도체소자의 소자분리막 형성 방법 | |
KR20080001340A (ko) | 반도체 소자의 소자분리막 형성방법 | |
KR20050002512A (ko) | 반도체 소자의 소자분리막 형성방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
N231 | Notification of change of applicant | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20120924 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20130916 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20140917 Year of fee payment: 11 |
|
FPAY | Annual fee payment |
Payment date: 20150923 Year of fee payment: 12 |
|
FPAY | Annual fee payment |
Payment date: 20160926 Year of fee payment: 13 |
|
FPAY | Annual fee payment |
Payment date: 20170920 Year of fee payment: 14 |
|
FPAY | Annual fee payment |
Payment date: 20180918 Year of fee payment: 15 |