KR100236886B1 - 반도체 기억장치 - Google Patents

반도체 기억장치 Download PDF

Info

Publication number
KR100236886B1
KR100236886B1 KR1019970001504A KR19970001504A KR100236886B1 KR 100236886 B1 KR100236886 B1 KR 100236886B1 KR 1019970001504 A KR1019970001504 A KR 1019970001504A KR 19970001504 A KR19970001504 A KR 19970001504A KR 100236886 B1 KR100236886 B1 KR 100236886B1
Authority
KR
South Korea
Prior art keywords
port
signal
bit line
output
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1019970001504A
Other languages
English (en)
Korean (ko)
Other versions
KR970076807A (ko
Inventor
야수노부 나카세
Original Assignee
다니구찌 이찌로오
미쓰비시덴키 가부시키가이샤
기타오카 다카시
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 다니구찌 이찌로오, 미쓰비시덴키 가부시키가이샤, 기타오카 다카시 filed Critical 다니구찌 이찌로오
Publication of KR970076807A publication Critical patent/KR970076807A/ko
Application granted granted Critical
Publication of KR100236886B1 publication Critical patent/KR100236886B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1075—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for multiport memories each having random access ports and serial ports, e.g. video RAM
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
    • G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
    • G11C11/419—Read-write [R-W] circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/10—Decoders
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/16—Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Multimedia (AREA)
  • Static Random-Access Memory (AREA)
KR1019970001504A 1996-05-08 1997-01-20 반도체 기억장치 Expired - Fee Related KR100236886B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP113592 1982-07-27
JP11359296A JP3892078B2 (ja) 1996-05-08 1996-05-08 半導体記憶装置

Publications (2)

Publication Number Publication Date
KR970076807A KR970076807A (ko) 1997-12-12
KR100236886B1 true KR100236886B1 (ko) 2000-01-15

Family

ID=14616125

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019970001504A Expired - Fee Related KR100236886B1 (ko) 1996-05-08 1997-01-20 반도체 기억장치

Country Status (6)

Country Link
US (1) US5774410A (https=)
JP (1) JP3892078B2 (https=)
KR (1) KR100236886B1 (https=)
CN (1) CN1128449C (https=)
DE (1) DE19651340C2 (https=)
TW (1) TW311278B (https=)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1153886A (ja) * 1997-08-05 1999-02-26 Oki Micro Design Miyazaki:Kk 半導体記憶装置
FR2839830A1 (fr) * 2002-05-17 2003-11-21 Koninkl Philips Electronics Nv Memoire pour decodeur turbo
DE10345549B3 (de) * 2003-09-30 2005-04-28 Infineon Technologies Ag Integrierte Speicherschaltung
JP5038657B2 (ja) * 2006-06-26 2012-10-03 ルネサスエレクトロニクス株式会社 半導体集積回路装置
US8638276B2 (en) * 2008-07-10 2014-01-28 Samsung Display Co., Ltd. Organic light emitting display and method for driving the same
JP5310439B2 (ja) * 2009-09-18 2013-10-09 ソニー株式会社 半導体メモリデバイスおよびチップ積層型の半導体デバイス
US11361819B2 (en) * 2017-12-14 2022-06-14 Advanced Micro Devices, Inc. Staged bitline precharge
CN110912552B (zh) * 2018-09-14 2023-12-08 铠侠股份有限公司 数据锁存电路以及半导体存储装置
US10867641B2 (en) 2018-09-14 2020-12-15 Toshiba Memory Corporation Data latch circuit and semiconductor memory device
US11615837B2 (en) * 2020-09-22 2023-03-28 Qualcomm Incorporated Pseudo-triple-port SRAM datapaths
FR3146542A1 (fr) * 2023-03-07 2024-09-13 Stmicroelectronics International N.V. Dispositif mémoire

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4030961A (en) * 1974-08-14 1977-06-21 Saint-Gobain Industries Device for assembling glass sheets and layers of plastic material
JPS60111394A (ja) * 1983-11-22 1985-06-17 Toshiba Corp メモリセル
EP0473819A1 (en) * 1990-09-05 1992-03-11 International Business Machines Corporation Multiport memory cell
US5289432A (en) * 1991-04-24 1994-02-22 International Business Machines Corporation Dual-port static random access memory cell
JP3606951B2 (ja) * 1995-06-26 2005-01-05 株式会社ルネサステクノロジ 半導体記憶装置

Also Published As

Publication number Publication date
KR970076807A (ko) 1997-12-12
CN1128449C (zh) 2003-11-19
JPH09297994A (ja) 1997-11-18
US5774410A (en) 1998-06-30
CN1164742A (zh) 1997-11-12
TW311278B (en) 1997-07-21
DE19651340C2 (de) 2000-02-03
JP3892078B2 (ja) 2007-03-14
DE19651340A1 (de) 1997-11-13

Similar Documents

Publication Publication Date Title
KR920008055B1 (ko) 반도체기억장치
US7327613B2 (en) Input circuit for a memory device
KR100201718B1 (ko) 반도체 기억 장치에 있어서의 데이타 전송로의 단락 방법 및 반도체 기억 장치
KR100311042B1 (ko) 기입 주기의 프로그래밍이 가능한 동기식 메모리 장치 및 이를 이용한 데이터 기입 방법
JPS6129069B2 (https=)
US6175533B1 (en) Multi-port memory cell with preset
KR100236886B1 (ko) 반도체 기억장치
JPH08195085A (ja) データメモリ内のセンス増幅
CN1350301B (zh) 具有多级管线结构的高速同步半导体存储器及其操作方法
KR100566615B1 (ko) 반도체 기억장치
US6052328A (en) High-speed synchronous write control scheme
JPH09320261A (ja) 半導体記憶装置および制御信号発生回路
US4858188A (en) Semiconductor memory with improved write function
KR100856130B1 (ko) 동기/ 비동기 동작이 가능한 반도체 메모리 장치 및 상기반도체 메모리 장치의 데이터 입/ 출력 방법
KR20000009375A (ko) 기입 시간을 최소화하는 메모리장치 및 데이터 기입방법
EP0454162B1 (en) Semiconductor memory device
JPH09297994A5 (https=)
JP2001135080A (ja) 半導体記憶装置
US6567326B2 (en) Semiconductor memory device
JPH0770213B2 (ja) 半導体メモリ装置
JPH09231758A (ja) 半導体メモリ装置
JP2001135083A (ja) マルチポートメモリ
EP0961282B1 (en) Semiconductor memory device exhibiting improved high speed and stable write operations
KR20080107559A (ko) 반도체 메모리 장치
JPH10112200A (ja) 半導体記憶装置及びデータ処理装置

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

PN2301 Change of applicant

St.27 status event code: A-3-3-R10-R13-asn-PN2301

St.27 status event code: A-3-3-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-3-3-R10-R13-asn-PN2301

St.27 status event code: A-3-3-R10-R11-asn-PN2301

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

PN2301 Change of applicant

St.27 status event code: A-3-3-R10-R13-asn-PN2301

St.27 status event code: A-3-3-R10-R11-asn-PN2301

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

FPAY Annual fee payment

Payment date: 20090925

Year of fee payment: 11

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 11

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20101006

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20101006