JPWO2019017104A1 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JPWO2019017104A1 JPWO2019017104A1 JP2019530926A JP2019530926A JPWO2019017104A1 JP WO2019017104 A1 JPWO2019017104 A1 JP WO2019017104A1 JP 2019530926 A JP2019530926 A JP 2019530926A JP 2019530926 A JP2019530926 A JP 2019530926A JP WO2019017104 A1 JPWO2019017104 A1 JP WO2019017104A1
- Authority
- JP
- Japan
- Prior art keywords
- region
- semiconductor
- trench
- fwd
- igbt
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 244
- 239000000758 substrate Substances 0.000 claims description 26
- 239000002344 surface layer Substances 0.000 claims description 20
- 239000012535 impurity Substances 0.000 claims description 10
- 230000017525 heat dissipation Effects 0.000 abstract description 11
- 230000006866 deterioration Effects 0.000 abstract description 10
- 239000010410 layer Substances 0.000 description 29
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 26
- 229920005591 polysilicon Polymers 0.000 description 25
- 230000020169 heat generation Effects 0.000 description 11
- 239000011229 interlayer Substances 0.000 description 11
- 230000015556 catabolic process Effects 0.000 description 5
- 230000000694 effects Effects 0.000 description 5
- 230000007423 decrease Effects 0.000 description 3
- 238000009792 diffusion process Methods 0.000 description 3
- 230000000149 penetrating effect Effects 0.000 description 3
- 238000004904 shortening Methods 0.000 description 3
- 239000000470 constituent Substances 0.000 description 2
- 125000004122 cyclic group Chemical group 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 206010037660 Pyrexia Diseases 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 230000036413 temperature sense Effects 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/07—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common
- H01L27/0705—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type
- H01L27/0711—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type in combination with bipolar transistors and diodes, or capacitors, or resistors
- H01L27/0716—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type in combination with bipolar transistors and diodes, or capacitors, or resistors in combination with vertical bipolar transistors and diodes, or capacitors, or resistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/083—Anode or cathode regions of thyristors or gated bipolar-mode devices
- H01L29/0834—Anode regions of thyristors or gated bipolar-mode devices, e.g. supplementary regions surrounding anode regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/07—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common
- H01L27/0705—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type
- H01L27/0727—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type in combination with diodes, or capacitors or resistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
- H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
- H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
- H01L29/7395—Vertical transistors, e.g. vertical IGBT
- H01L29/7396—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions
- H01L29/7397—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions and a gate structure lying on a slanted or vertical surface or formed in a groove, e.g. trench gate IGBT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/8611—Planar PN junction diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/8613—Mesa PN junction diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
- H01L29/407—Recessed field plates, e.g. trench field plates, buried field plates
Abstract
Description
実施の形態1にかかる半導体装置の構造について説明する。図1は、実施の形態1にかかる半導体装置の平面レイアウトを示す平面図である。平面レイアウトとは、チップおもて面(半導体チップ(半導体基板)10のおもて面)から見た各部の平面形状および配置構成である。図1では、IGBT領域1およびFWD領域2にそれぞれ配置されるIGBTおよびFWDの素子構造を図示省略する。また、図1には、略長方形状の平面形状の半導体チップ10を示すが(図8〜10においても同様)、半導体チップ10の平面形状は正方形状であってもよい。
次に、実施の形態2にかかる半導体装置の構造について説明する。図7は、実施の形態2にかかる半導体装置の平面レイアウトを示す平面図である。実施の形態2にかかる半導体装置が実施の形態1に係る半導体装置と異なる点は、FWD領域2の長さL2を短くした点である。図7(a)には、第1方向XにFWD領域2同士が対向して配置された状態を示している。図7(b)は、実施の形態1と同様に、第1方向XにFWD領域2同士が対向しないように配置された状態を示している。
次に、実施の形態3にかかる半導体装置の構造について説明する。図8は、実施の形態3にかかる半導体装置の平面レイアウトを示す平面図である。実施の形態3にかかる半導体装置は、電流の検出・制御を行うためのIGBT(センスIGBT)に実施の形態1にかかる半導体装置を適用したものである。
次に、実施の形態4にかかる半導体装置の構造について説明する。図9は、実施の形態4にかかる半導体装置の平面レイアウトを示す平面図である。実施の形態4にかかる半導体装置が実施の形態3にかかる半導体装置と異なる点は、各FWD領域72の幅w1を狭くして、各FWD領域72の放熱性を向上させた点である。各FWD領域72の幅w1を狭くした分、例えば、FWD領域72の個数を増やすことで、FWD領域72の総表面積を所定の大きさ(例えば従来構造のFWD領域102の総表面積と同程度)で維持することができる。
次に、実施の形態5にかかる半導体装置の構造について説明する。図10は、実施の形態5にかかる半導体装置の平面レイアウトを示す平面図である。実施の形態5にかかる半導体装置が実施の形態1にかかる半導体装置と異なる点は、活性領域11の一方の辺11a側のFWD領域82の一部と、他方の辺11b側のFWD領域82の一部とが、第2方向Yに対向する点である。IGBT領域81は、実施の形態1と同様に、活性領域11の、FWD領域82以外の領域である。
1a IGBT領域の、活性領域の一方の辺側のFWD領域間に挟まれた部分
1b IGBT領域の、活性領域の他方の辺側のFWD領域間に挟まれた部分
2,72,82 FWD領域
3 ゲートパッド
10 半導体チップ
11 活性領域
11a〜11d 活性領域の辺
11e 活性領域の中央部
12 エッジ終端領域
13 活性領域の中央部側におけるIGBT領域とFWD領域との境界付近
14 活性領域とエッジ終端領域との境界付近
15 IGBT領域とFWD領域との境界領域
16 IGBT領域とFWD領域との境界
21 IGBT領域
31 第1ゲートトレンチ
32 第2ゲートトレンチ
33 p+型コンタクト領域
34a〜34c コンタクトホール
35 ポリシリコン層
36 ゲートランナー
41 n-型ドリフト領域
42 p型ベース領域
43 n+型エミッタ領域
44 p+型コンタクト領域
45 n型CS領域
46 第1ゲート絶縁膜
47 ゲート電位の第1ゲート電極
48 第2ゲート絶縁膜
49 エミッタ電位の第2ゲート電極
50 層間絶縁膜
51 おもて面電極
52 n型FS領域
53 p+型コレクタ領域
54 n+型カソード領域
55 裏面電極
61 p型ウェル領域
62 p型ウェル領域
73 ゲートパッド
74 アノードパッド
75 カソードパッド
76 OCパッド
77 OVパッド
D1 IGBT領域のうち、第1方向Xに対して斜めの方向に離れた部分間の距離
D2 第1方向Xに対して斜めの方向に離れたFWD領域間の距離
X FWD領域がストライプ状に延びる方向(第1方向)
Y FWD領域がストライプ状に延びる方向と直交する方向(第2方向)
Z 深さ方向
w1 FWD領域の幅
w2 第2方向に隣り合うFWD領域間の幅
w3 隣り合う第1ゲートトレンチ間の幅(メサ幅)
w4 第1方向における第1,2ゲートトレンチ間の幅
w5 FWD領域の他方の辺側の端部と当該他方の辺との間の距離
S IGBT領域の幅
Claims (16)
- 半導体基板に設けられた、電流が流れる活性領域と、
前記活性領域に設けられ、第1のトレンチゲート構造を有する第1素子が配置された第1素子領域と、
前記活性領域に設けられ、第2のトレンチゲート構造を有する第2素子が配置された第2素子領域と、
を備え、
前記第1のトレンチゲート構造は、
前記半導体基板の第1主面側に設けられた第1トレンチと、
前記第1トレンチの内部に第1ゲート絶縁膜を介して設けられた第1ゲート電極と、を有し、
前記第2のトレンチゲート構造は、
前記半導体基板の第1主面側に、前記第1トレンチと離して設けられた第2トレンチと、
前記第2トレンチの内部に第2ゲート絶縁膜を介して設けられた第2ゲート電極と、を有し、
前記第2素子領域は、互いに離して複数配置され、
前記第1素子領域は、複数の前記第2素子領域の間に挟まれた連続した領域であることを特徴とする半導体装置。 - 前記第2素子領域は、前記活性領域の外周寄りに配置されていることを特徴とする請求項1に記載の半導体装置。
- 複数の前記第2素子領域は、前記半導体基板の第1主面に平行で、かつ矩形状の平面形状を有する前記活性領域の外周を構成する1組の対辺それぞれからもう1組の対辺に平行な第1方向に延びるストライプ状のレイアウトに配置されており、
前記活性領域の前記第1方向に対向する1組の対辺のうち、一方の辺側に配置された前記第2素子領域と、他方の辺側に配置された前記第2素子領域と、は前記第1方向と直交する第2方向に互い違いに配置され、かつ本数を同数とすることを特徴とする請求項1に記載の半導体装置。 - 前記第2素子領域の前記第1方向の長さは、前記第2素子領域の前記第2方向の幅よりも長いことを特徴とする請求項3に記載の半導体装置。
- 隣り合う前記第2素子領域の間の幅は、前記第2素子領域の前記第2方向の幅以上であることを特徴とする請求項3に記載の半導体装置。
- 前記第2素子領域の前記第2方向の幅は、50μm以上であることを特徴とする請求項3に記載の半導体装置。
- 前記第1素子は、
前記半導体基板に設けられた第1導電型の第1半導体領域と、
前記半導体基板の第1主面の表面層に、前記第1半導体領域に接して設けられた第2導電型の第2半導体領域と、
前記第2半導体領域の内部に選択的に設けられた第1導電型の第3半導体領域と、
前記第3半導体領域および前記第2半導体領域を貫通して前記第1半導体領域に達する前記第1トレンチと、
前記第1ゲート電極と、
前記半導体基板の第2主面の表面層に、前記第1半導体領域に接して設けられた第2導電型の第4半導体領域と、
前記第2半導体領域および前記第3半導体領域に接する第1電極と、
前記第4半導体領域に接する第2電極と、を有し、
前記第2素子は、
前記第1素子領域から前記第2素子領域に延在する前記第1半導体領域および前記第2半導体領域と、
前記第2半導体領域を貫通して前記第1半導体領域に達する前記第2トレンチと、
前記第2ゲート電極と、
前記半導体基板の第2主面の表面層に、前記第1半導体領域および前記第4半導体領域に接して設けられた第1導電型の第5半導体領域と、
前記第2半導体領域に接する前記第1電極と、
前記第5半導体領域に接する前記第2電極と、を有することを特徴とする請求項3に記載の半導体装置。 - 前記第1トレンチは、前記半導体基板の第1主面に平行な方向で、かつ前記第1方向に延びるストライプ状のレイアウトに配置され、
前記第2トレンチは、前記半導体基板の第1主面に平行な方向で、かつ前記第1方向に延びるストライプ状のレイアウトに配置され、
前記第1トレンチと前記第2トレンチとは、前記第1方向に端部同士が対向し、
前記第1トレンチと前記第2トレンチとの端部間に設けられ、前記第1トレンチの端部および前記第2トレンチとの端部に接する第2導電型の第6半導体領域をさらに備えることを特徴とする請求項3に記載の半導体装置。 - 前記第1トレンチは、前記半導体基板の第1主面に平行な方向で、かつ前記第1方向に延びるストライプ状のレイアウトに配置され、
前記第2トレンチは、前記半導体基板の第1主面に平行な方向で、かつ前記第1方向に延びるストライプ状のレイアウトに配置され、
前記第1トレンチと前記第2トレンチとは、前記第1方向に端部同士が対向し、
前記第1トレンチと前記第2トレンチとの端部間に設けられ、前記第1トレンチの端部および前記第2トレンチとの端部に接する第2導電型の第6半導体領域をさらに備えることを特徴とする請求項7に記載の半導体装置。 - 前記第6半導体領域の深さは、前記第1トレンチの深さおよび前記第2トレンチの深さよりも深いことを特徴とする請求項8に記載の半導体装置。
- 前記第1素子領域と前記第2素子領域との間に境界領域をさらに備え、
前記境界領域には、
前記第1半導体領域の表面層に前記第2半導体領域が配置されていることを特徴とする請求項7に記載の半導体装置。 - 前記境界領域の前記第2半導体領域に、
前記第2半導体領域の表面層に配置された、前記第2半導体領域よりも不純物濃度の高い第2導電型の第7半導体領域と、
前記第2半導体領域の下面に配置された、前記第1半導体領域よりも不純物濃度の高い第1導電型の第8半導体領域と、を備えることを特徴とする請求項11に記載の半導体装置。 - 前記第7半導体領域は、前記第2ゲート電極と電気的に接続されていることを特徴とする請求項12に記載の半導体装置。
- 前記第1素子領域と前記第2素子領域との間に境界領域をさらに備え、
前記境界領域に、
前記第1半導体領域の表面層に設けられ、前記第1トレンチおよび前記第2トレンチの底部を覆う前記第6半導体領域と、
前記第6半導体領域の表面層に設けられた、前記第6半導体領域よりも不純物濃度の高い第2導電型の第9半導体領域と、備えることを特徴とする請求項9に記載の半導体装置。 - 前記第9半導体領域は、前記第2ゲート電極と電気的に接続されていることを特徴とする請求項14に記載の半導体装置。
- 前記第1素子領域は絶縁ゲート型バイポーラトランジスタであり、
前記第2素子領域は還流ダイオードであることを特徴とする請求項1〜15のいずれか一つに記載の半導体装置。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2017139494 | 2017-07-18 | ||
JP2017139494 | 2017-07-18 | ||
PCT/JP2018/021772 WO2019017104A1 (ja) | 2017-07-18 | 2018-06-06 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPWO2019017104A1 true JPWO2019017104A1 (ja) | 2019-11-07 |
JP6717432B2 JP6717432B2 (ja) | 2020-07-01 |
Family
ID=65015218
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2019530926A Active JP6717432B2 (ja) | 2017-07-18 | 2018-06-06 | 半導体装置 |
Country Status (4)
Country | Link |
---|---|
US (1) | US10777549B2 (ja) |
JP (1) | JP6717432B2 (ja) |
CN (1) | CN110140220B (ja) |
WO (1) | WO2019017104A1 (ja) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112750901B (zh) * | 2019-10-30 | 2023-06-16 | 广东美的白色家电技术创新中心有限公司 | 一种逆导型igbt器件及智能功率模块 |
DE102020107277A1 (de) | 2020-03-17 | 2021-09-23 | Infineon Technologies Austria Ag | Rc-igbt |
CN114600252A (zh) * | 2020-06-18 | 2022-06-07 | 丹尼克斯半导体有限公司 | 具有受控阳极注入的逆导型igbt |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150008480A1 (en) * | 2006-10-25 | 2015-01-08 | Infineon Technologies Austria Ag | Semiconductor component |
JP2016096222A (ja) * | 2014-11-13 | 2016-05-26 | 三菱電機株式会社 | 半導体装置 |
JP2017011171A (ja) * | 2015-06-24 | 2017-01-12 | 株式会社デンソー | 半導体装置 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB0005650D0 (en) * | 2000-03-10 | 2000-05-03 | Koninkl Philips Electronics Nv | Field-effect semiconductor devices |
JP5186869B2 (ja) * | 2007-10-04 | 2013-04-24 | 株式会社デンソー | 半導体装置 |
JP5045733B2 (ja) * | 2008-12-24 | 2012-10-10 | 株式会社デンソー | 半導体装置 |
US8716746B2 (en) * | 2010-08-17 | 2014-05-06 | Denso Corporation | Semiconductor device |
JP5742711B2 (ja) * | 2011-12-28 | 2015-07-01 | 株式会社デンソー | 半導体装置 |
JP5768028B2 (ja) * | 2012-09-24 | 2015-08-26 | 株式会社東芝 | 半導体装置 |
JP6261494B2 (ja) * | 2014-12-03 | 2018-01-17 | 三菱電機株式会社 | 電力用半導体装置 |
DE112016001611B4 (de) * | 2015-09-16 | 2022-06-30 | Fuji Electric Co., Ltd. | Halbleitervorrichtung und Verfahren zum Herstellen einer Halbleitervorrichtung |
JP6414090B2 (ja) * | 2016-01-27 | 2018-10-31 | 株式会社デンソー | 半導体装置 |
CN107086217B (zh) * | 2016-02-16 | 2023-05-16 | 富士电机株式会社 | 半导体装置 |
JP6668804B2 (ja) * | 2016-02-16 | 2020-03-18 | 富士電機株式会社 | 半導体装置 |
CN107851584B (zh) * | 2016-02-23 | 2021-06-11 | 富士电机株式会社 | 半导体装置 |
JP6565815B2 (ja) * | 2016-07-21 | 2019-08-28 | 株式会社デンソー | 半導体装置 |
-
2018
- 2018-06-06 WO PCT/JP2018/021772 patent/WO2019017104A1/ja active Application Filing
- 2018-06-06 JP JP2019530926A patent/JP6717432B2/ja active Active
- 2018-06-06 CN CN201880005361.1A patent/CN110140220B/zh active Active
-
2019
- 2019-06-21 US US16/448,522 patent/US10777549B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150008480A1 (en) * | 2006-10-25 | 2015-01-08 | Infineon Technologies Austria Ag | Semiconductor component |
JP2016096222A (ja) * | 2014-11-13 | 2016-05-26 | 三菱電機株式会社 | 半導体装置 |
JP2017011171A (ja) * | 2015-06-24 | 2017-01-12 | 株式会社デンソー | 半導体装置 |
Also Published As
Publication number | Publication date |
---|---|
US20190312029A1 (en) | 2019-10-10 |
US10777549B2 (en) | 2020-09-15 |
JP6717432B2 (ja) | 2020-07-01 |
CN110140220A (zh) | 2019-08-16 |
CN110140220B (zh) | 2022-04-29 |
WO2019017104A1 (ja) | 2019-01-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP7131003B2 (ja) | 半導体装置 | |
JP3751463B2 (ja) | 高耐圧半導体素子 | |
JP5754543B2 (ja) | 半導体装置 | |
US10109725B2 (en) | Reverse-conducting semiconductor device | |
JP4839519B2 (ja) | 半導体装置 | |
US9059238B2 (en) | Semiconductor device | |
JP5863574B2 (ja) | 半導体装置 | |
JP4289123B2 (ja) | 半導体装置 | |
JP2019169597A (ja) | 半導体装置 | |
JP6356803B2 (ja) | 絶縁ゲートバイポーラトランジスタ | |
JP7230969B2 (ja) | 半導体装置 | |
JP2023087117A (ja) | 半導体装置 | |
JP6717432B2 (ja) | 半導体装置 | |
JP2019145613A (ja) | 半導体装置 | |
JP2017098359A (ja) | 逆導通igbt | |
US9553086B2 (en) | Reverse-conducting semiconductor device | |
JP5694285B2 (ja) | 半導体装置 | |
KR102646517B1 (ko) | 다중 전계 완화 구조를 갖는 전력 반도체 소자 | |
JP5884772B2 (ja) | 半導体装置 | |
JP7181341B2 (ja) | 電力半導体素子および電力半導体チップ | |
JP2023130251A (ja) | 半導体装置 | |
JP2013251464A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20190628 |
|
A524 | Written submission of copy of amendment under article 19 pct |
Free format text: JAPANESE INTERMEDIATE CODE: A527 Effective date: 20190628 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20190628 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20200128 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20200327 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20200512 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20200525 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6717432 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |