JPS6450566A - Mos semiconductor integrated circuit device and manufacture thereof - Google Patents
Mos semiconductor integrated circuit device and manufacture thereofInfo
- Publication number
- JPS6450566A JPS6450566A JP20772787A JP20772787A JPS6450566A JP S6450566 A JPS6450566 A JP S6450566A JP 20772787 A JP20772787 A JP 20772787A JP 20772787 A JP20772787 A JP 20772787A JP S6450566 A JPS6450566 A JP S6450566A
- Authority
- JP
- Japan
- Prior art keywords
- polycrystalline silicon
- layer
- side face
- polysilicide
- silicide layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
PURPOSE:To prevent the scattering of impurities into polycrystalline silicon while the annealing for lowering of the resistance of a polyside wiring is being conducted and also to prevent the fluctuation and the variability of work function and Vth by a method wherein a thermally oxidized film is formed on the surface and the side face of the polysilicide wiring consisting of an N<+>-doped polycrystalline silicon layer and a silicilicide layer. CONSTITUTION:In a MOS semiconductor integrated circuit device having a MOS field effect transistor, in which a polysilicide structure wiring consisting of an N<+>-doped polycrystalline silicon layer 4 and a silicide layer 5 is used as a gate electrode, as a constituent element, a thermally oxidized film 6 is formed on the surface and the side face of the above-mentioned silicide layer 5 and also on the side face of the polycrystalline silicon layer 4. For example, a polycrystalline silicon layer 4 is formed, and it is brought into the state of N<+> type by thermally diffusing phosphorus from above said layer 4. After a silicide layer 5 has been formed thereon, a polysilicide wiring, a polysilicide gate electrode and the like are formed by conducting selective etching. Then, an oxide film 6 is formed on the surface and the side face of the silicide layer 5 and on the side face of the polycrystalline silicon 4 by conducting light oxidation. Then, a heat treatment is conducted to reduce the resistance of the silicide layer 5.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20772787A JPS6450566A (en) | 1987-08-21 | 1987-08-21 | Mos semiconductor integrated circuit device and manufacture thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20772787A JPS6450566A (en) | 1987-08-21 | 1987-08-21 | Mos semiconductor integrated circuit device and manufacture thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6450566A true JPS6450566A (en) | 1989-02-27 |
Family
ID=16544541
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP20772787A Pending JPS6450566A (en) | 1987-08-21 | 1987-08-21 | Mos semiconductor integrated circuit device and manufacture thereof |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6450566A (en) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS53112073A (en) * | 1977-03-11 | 1978-09-30 | Hitachi Ltd | Production of semiconductor device |
JPS57167677A (en) * | 1981-03-31 | 1982-10-15 | Fujitsu Ltd | Semiconductor device and manufacture thereof |
JPS61245552A (en) * | 1985-04-23 | 1986-10-31 | Fujitsu Ltd | Manufacture of semiconductor device |
-
1987
- 1987-08-21 JP JP20772787A patent/JPS6450566A/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS53112073A (en) * | 1977-03-11 | 1978-09-30 | Hitachi Ltd | Production of semiconductor device |
JPS57167677A (en) * | 1981-03-31 | 1982-10-15 | Fujitsu Ltd | Semiconductor device and manufacture thereof |
JPS61245552A (en) * | 1985-04-23 | 1986-10-31 | Fujitsu Ltd | Manufacture of semiconductor device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE54227T1 (en) | METHOD OF MAKING STABLE, LOW-RESISTANCE CONTACTS IN SEMICONDUCTOR INTEGRATED CIRCUITS. | |
JPS5660063A (en) | Manufacture of semiconductor device | |
JPS5643749A (en) | Semiconductor device and its manufacture | |
JPS6450566A (en) | Mos semiconductor integrated circuit device and manufacture thereof | |
JPS6450565A (en) | Mos semiconductor integrated circuit device and manufacture thereof | |
JPS53109487A (en) | Manufacture for semiconductor device | |
JPS5492183A (en) | Manufacture of mis type semiconductor device | |
JPS5567166A (en) | Preparation of mos type semiconductor device | |
EP0002107A3 (en) | Method of making a planar semiconductor device | |
JPS5346287A (en) | Production of semiconductor integrated circuit | |
JPS57147267A (en) | Manufacture of semiconductor integrated circuit device | |
JPS56133869A (en) | Mos type semiconductor device and manufacture thereof | |
JPS57115858A (en) | Semiconductor device | |
JPS57102052A (en) | Manufacture of semiconductor device | |
JPS5457873A (en) | Semiconductor device | |
JPS5457881A (en) | Semiconductor device | |
JPS6461035A (en) | Manufacture of mos integrated circuit | |
JPS5627923A (en) | Manufacture of semiconductor device | |
JPS6417471A (en) | Semiconductor device | |
JPS566464A (en) | Semiconductor device and manufacture thereof | |
JPS5656675A (en) | Semiconductor device on insulated substrate | |
JPS55125648A (en) | Semiconductor integrated circuit | |
JPS57207375A (en) | Manufacture of semiconductor device | |
JPS5638841A (en) | Manufacture of semiconductor device | |
JPS61148879A (en) | Manufacture of semiconductor integrated circuit device |