JPS6413755A - Semiconductor integrated circuit device - Google Patents

Semiconductor integrated circuit device

Info

Publication number
JPS6413755A
JPS6413755A JP63009881A JP988188A JPS6413755A JP S6413755 A JPS6413755 A JP S6413755A JP 63009881 A JP63009881 A JP 63009881A JP 988188 A JP988188 A JP 988188A JP S6413755 A JPS6413755 A JP S6413755A
Authority
JP
Japan
Prior art keywords
chip
onto
conductor film
power
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP63009881A
Other languages
English (en)
Inventor
Toshio Sudo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP63009881A priority Critical patent/JPS6413755A/ja
Publication of JPS6413755A publication Critical patent/JPS6413755A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32153—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
    • H01L2224/32175—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being metallic
    • H01L2224/32188—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being metallic the layer connector connecting to a bonding area protruding from the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30107—Inductance

Landscapes

  • Logic Circuits (AREA)
JP63009881A 1987-01-20 1988-01-20 Semiconductor integrated circuit device Pending JPS6413755A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63009881A JPS6413755A (en) 1987-01-20 1988-01-20 Semiconductor integrated circuit device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP1033887 1987-01-20
JP63009881A JPS6413755A (en) 1987-01-20 1988-01-20 Semiconductor integrated circuit device

Publications (1)

Publication Number Publication Date
JPS6413755A true JPS6413755A (en) 1989-01-18

Family

ID=26344694

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63009881A Pending JPS6413755A (en) 1987-01-20 1988-01-20 Semiconductor integrated circuit device

Country Status (1)

Country Link
JP (1) JPS6413755A (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02216853A (ja) * 1988-11-03 1990-08-29 Micro Strates Inc 金属充填貫通孔を備えるセラミック基板及びその製造方法並びにハイブリッドマイクロ回路及び貫通孔に使用する複合金属
JP2012199533A (ja) * 2011-03-04 2012-10-18 Fuji Xerox Co Ltd パッケージ基板及び半導体パッケージ
US9677722B2 (en) 2011-02-25 2017-06-13 Lumitex, Inc. Flat optical fiber lighting assembly with integrated electrical circuitry

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02216853A (ja) * 1988-11-03 1990-08-29 Micro Strates Inc 金属充填貫通孔を備えるセラミック基板及びその製造方法並びにハイブリッドマイクロ回路及び貫通孔に使用する複合金属
US9677722B2 (en) 2011-02-25 2017-06-13 Lumitex, Inc. Flat optical fiber lighting assembly with integrated electrical circuitry
JP2012199533A (ja) * 2011-03-04 2012-10-18 Fuji Xerox Co Ltd パッケージ基板及び半導体パッケージ

Similar Documents

Publication Publication Date Title
US4249196A (en) Integrated circuit module with integral capacitor
JPH046222Y2 (ja)
KR850700086A (ko) 집적회로
JPH03169062A (ja) 半導体装置
US5523621A (en) Semiconductor device having a multilayer ceramic wiring substrate
EP0300632A3 (en) Plastic encapsulated integrated circuit package with electrostatic shield
JPS6413755A (en) Semiconductor integrated circuit device
EP0077818B1 (en) A pacakage for a semiconductor chip having a capacitor as an integral part thereof
KR0168424B1 (ko) 공동내에 감결합 캐패시터를 갖는 패키지 집적회로
JPH0521698A (ja) 半導体装置
JPH05243474A (ja) 半導体装置
JPS5561046A (en) Packaging device for semiconductor integrated circuit
JPH04186667A (ja) 半導体装置
JPH01108751A (ja) 集積回路装置
JPS574147A (en) Semiconductor device and its manufacturing process
JPH05109974A (ja) コンデンサ複合ｉｃチツプ
JP2591999Y2 (ja) 集積回路のパッケージの構造
JP2513145B2 (ja) 半導体集積回路装置
JPH03123068A (ja) 半導体装置
JP2501869Y2 (ja) 負電源高周波集積回路実装構造
JPH066512Y2 (ja) 集積回路パツケ−ジ
JPS61242056A (ja) 半導体集積回路装置
JPH05211379A (ja) 混成集積回路装置
JPS5915383B2 (ja) 半導体集積回路用実装化装置
JPS6259462B2 (ja)