JPS6412092B2 - - Google Patents
Info
- Publication number
- JPS6412092B2 JPS6412092B2 JP55018136A JP1813680A JPS6412092B2 JP S6412092 B2 JPS6412092 B2 JP S6412092B2 JP 55018136 A JP55018136 A JP 55018136A JP 1813680 A JP1813680 A JP 1813680A JP S6412092 B2 JPS6412092 B2 JP S6412092B2
- Authority
- JP
- Japan
- Prior art keywords
- solder
- electrode
- electrode plate
- cathode
- cutout
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/0198—Manufacture or treatment batch processes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/073—Connecting or disconnecting of die-attach connectors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/073—Connecting or disconnecting of die-attach connectors
- H10W72/07331—Connecting techniques
- H10W72/07336—Soldering or alloying
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/30—Die-attach connectors
- H10W72/351—Materials of die-attach connectors
- H10W72/352—Materials of die-attach connectors comprising metals or metalloids, e.g. solders
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/60—Strap connectors, e.g. thick copper clips for grounding of power devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/921—Structures or relative sizes of bond pads
- H10W72/926—Multiple bond pads having different sizes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/736—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked lead frame, conducting package substrate or heat sink
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/761—Package configurations characterised by the relative positions of pads or connectors relative to package parts of strap connectors
- H10W90/766—Package configurations characterised by the relative positions of pads or connectors relative to package parts of strap connectors between a chip and a stacked lead frame, conducting package substrate or heat sink
Landscapes
- Wire Bonding (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1813680A JPS56115542A (en) | 1980-02-16 | 1980-02-16 | Semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1813680A JPS56115542A (en) | 1980-02-16 | 1980-02-16 | Semiconductor device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS56115542A JPS56115542A (en) | 1981-09-10 |
| JPS6412092B2 true JPS6412092B2 (enExample) | 1989-02-28 |
Family
ID=11963179
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1813680A Granted JPS56115542A (en) | 1980-02-16 | 1980-02-16 | Semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS56115542A (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006324320A (ja) * | 2005-05-17 | 2006-11-30 | Renesas Technology Corp | 半導体装置 |
| JP5857361B2 (ja) * | 2011-02-15 | 2016-02-10 | 新電元工業株式会社 | 半導体装置 |
| JP5921072B2 (ja) * | 2011-03-05 | 2016-05-24 | 新電元工業株式会社 | 樹脂封止型半導体装置 |
-
1980
- 1980-02-16 JP JP1813680A patent/JPS56115542A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS56115542A (en) | 1981-09-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0398811B1 (en) | Manufacturing method for a PTC thermistor | |
| KR960006711B1 (ko) | 반도체장치용 리이드프레임의 제조방법과 반도체장치용 리이드프레임 및 수지봉지형 반도체장치 | |
| US5872050A (en) | Semiconductor device and method of manufacturing thereof | |
| US9697933B2 (en) | PTC device | |
| US4106860A (en) | Liquid-crystal cell | |
| US4059837A (en) | Glass-moulded type semiconductor device | |
| US3532944A (en) | Semiconductor devices having soldered joints | |
| JPS6412092B2 (enExample) | ||
| JPS634940B2 (enExample) | ||
| JPH0438859A (ja) | 電子部品組立構造及びその組立方法 | |
| JPH10209597A (ja) | 金属端子片を有する回路基板、およびその製造方法、ならびに同回路基板に対する導体片の接続構造 | |
| JP6619119B1 (ja) | 半導体装置 | |
| JP2004319195A (ja) | チップ型ヒューズ | |
| US4692788A (en) | Semiconductor device with solder overflow prevention geometry | |
| JPS5946415B2 (ja) | 半導体装置の製造方法 | |
| TWI860116B (zh) | 貼片型保險絲及其熔絲件 | |
| JPH06188536A (ja) | 混成集積回路装置 | |
| JPS5989427A (ja) | 半導体装置の製造方法 | |
| JPH01110767A (ja) | 固体撮像装置 | |
| JPH09162237A (ja) | 半導体装置及びその製造方法 | |
| KR900004868Y1 (ko) | 기판형 온도 퓨즈 | |
| JPS5996742A (ja) | 半田付け方法 | |
| JPH036028Y2 (enExample) | ||
| JPS6214705Y2 (enExample) | ||
| JP2000353829A (ja) | 熱電モジュールおよびその製造方法 |