JPS6376519A - タイミング信号作成回路 - Google Patents
タイミング信号作成回路Info
- Publication number
- JPS6376519A JPS6376519A JP22100986A JP22100986A JPS6376519A JP S6376519 A JPS6376519 A JP S6376519A JP 22100986 A JP22100986 A JP 22100986A JP 22100986 A JP22100986 A JP 22100986A JP S6376519 A JPS6376519 A JP S6376519A
- Authority
- JP
- Japan
- Prior art keywords
- timing signal
- output
- cycle
- stage
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Pulse Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP22100986A JPS6376519A (ja) | 1986-09-19 | 1986-09-19 | タイミング信号作成回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP22100986A JPS6376519A (ja) | 1986-09-19 | 1986-09-19 | タイミング信号作成回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6376519A true JPS6376519A (ja) | 1988-04-06 |
| JPH043129B2 JPH043129B2 (enrdf_load_stackoverflow) | 1992-01-22 |
Family
ID=16760046
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP22100986A Granted JPS6376519A (ja) | 1986-09-19 | 1986-09-19 | タイミング信号作成回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6376519A (enrdf_load_stackoverflow) |
-
1986
- 1986-09-19 JP JP22100986A patent/JPS6376519A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH043129B2 (enrdf_load_stackoverflow) | 1992-01-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0322712A (ja) | 信号生成回路 | |
| JPH04213913A (ja) | クロック周波2逓倍器 | |
| JPH0682146B2 (ja) | スキヤンパス方式の論理集積回路 | |
| JPS6376519A (ja) | タイミング信号作成回路 | |
| KR970705760A (ko) | 클럭 신호의 논리적인 결합에 의한 전자회로 테스팅 방법, 및 이러한 테스팅용 장치를 구비한 전자회로(A method for testing an electronic circuit by logically combining clock signals, and an electronic circuit provided with facilities for such testing) | |
| JPH052016B2 (enrdf_load_stackoverflow) | ||
| JPS61206309A (ja) | タイミング発生回路 | |
| JP2572971B2 (ja) | フリップフロップ等価回路 | |
| KR950001178B1 (ko) | 프로그램 가능한 n진 카운터 | |
| JPH11150458A (ja) | 半導体装置 | |
| JPS609286B2 (ja) | タイミング信号発生回路 | |
| JPH0355200Y2 (enrdf_load_stackoverflow) | ||
| JPH054052U (ja) | Ic試験装置の波形制御回路 | |
| JPH04158619A (ja) | 入力回路 | |
| JPS61109316A (ja) | パタ−ン発生回路 | |
| JPH1084277A (ja) | クロック生成回路 | |
| JPS62110323A (ja) | 周波数−ディジタル変換回路 | |
| JPH04207218A (ja) | パルス選択回路 | |
| JPH11154848A (ja) | フリップフロップ | |
| JPH02198215A (ja) | フリップフロップ回路 | |
| JPH04150413A (ja) | 1/n↓+↓1分周回路 | |
| JPH04277921A (ja) | 可変遅延回路 | |
| JPH0350453B2 (enrdf_load_stackoverflow) | ||
| JPH03217121A (ja) | 非同期式カウンタ装置 | |
| JPH01256811A (ja) | クロックジェネレータ |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |