JPS6362775B2 - - Google Patents
Info
- Publication number
- JPS6362775B2 JPS6362775B2 JP59021173A JP2117384A JPS6362775B2 JP S6362775 B2 JPS6362775 B2 JP S6362775B2 JP 59021173 A JP59021173 A JP 59021173A JP 2117384 A JP2117384 A JP 2117384A JP S6362775 B2 JPS6362775 B2 JP S6362775B2
- Authority
- JP
- Japan
- Prior art keywords
- clock
- scan
- latch
- stopped
- state
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/2236—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59021173A JPS60164847A (ja) | 1984-02-08 | 1984-02-08 | スキヤン制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59021173A JPS60164847A (ja) | 1984-02-08 | 1984-02-08 | スキヤン制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60164847A JPS60164847A (ja) | 1985-08-27 |
| JPS6362775B2 true JPS6362775B2 (enrdf_load_stackoverflow) | 1988-12-05 |
Family
ID=12047526
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59021173A Granted JPS60164847A (ja) | 1984-02-08 | 1984-02-08 | スキヤン制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60164847A (enrdf_load_stackoverflow) |
-
1984
- 1984-02-08 JP JP59021173A patent/JPS60164847A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60164847A (ja) | 1985-08-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2614345B2 (ja) | スキャンフリップフロップ | |
| US5220672A (en) | Low power consuming digital circuit device | |
| US4855616A (en) | Apparatus for synchronously switching frequency source | |
| US4841178A (en) | Asynchronous processor arbitration circuit | |
| JP3197026B2 (ja) | 遅延試験能力を有する走査可能なレジスタ | |
| US5625309A (en) | Bistable sequential logic network that is sensitive to the edges of input signals | |
| JPS6362775B2 (enrdf_load_stackoverflow) | ||
| US6205192B1 (en) | Clock input control circuit | |
| JP2551187B2 (ja) | スキャン動作実行方式 | |
| US6041418A (en) | Race free and technology independent flag generating circuitry associated with two asynchronous clocks | |
| KR900000087B1 (ko) | 병렬 동기 운전장치 | |
| JPH03181098A (ja) | フリップフロップ回路 | |
| JPH02117205A (ja) | スキヤンラツチ回路 | |
| JPH0210418A (ja) | 同期化論理回路 | |
| JPH0588431B2 (enrdf_load_stackoverflow) | ||
| JP2903548B2 (ja) | 論理回路診断システム | |
| JPS63282820A (ja) | クロック信号切換え方式 | |
| JPS5922975B2 (ja) | 信号優先順位決定回路 | |
| JPS6149260A (ja) | チヤネル処理装置 | |
| JPS5932807B2 (ja) | クロツク切換方式 | |
| JPH01192215A (ja) | 半導体集積論理回路 | |
| JPS6319571A (ja) | 集積回路 | |
| JPH03171234A (ja) | クロック同期式記憶回路 | |
| JPH0746123B2 (ja) | 集積回路の試験方式 | |
| JPS59151218A (ja) | クロツク制御方式 |