JPS6358396B2 - - Google Patents
Info
- Publication number
- JPS6358396B2 JPS6358396B2 JP57044025A JP4402582A JPS6358396B2 JP S6358396 B2 JPS6358396 B2 JP S6358396B2 JP 57044025 A JP57044025 A JP 57044025A JP 4402582 A JP4402582 A JP 4402582A JP S6358396 B2 JPS6358396 B2 JP S6358396B2
- Authority
- JP
- Japan
- Prior art keywords
- conductor
- forming
- insulating substrate
- conductor pattern
- pattern
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Electronic Switches (AREA)
- Manufacturing Of Printed Circuit Boards (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP4402582A JPS58161392A (ja) | 1982-03-18 | 1982-03-18 | 絶縁基板の導体パタ−ン形成方法 | 
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP4402582A JPS58161392A (ja) | 1982-03-18 | 1982-03-18 | 絶縁基板の導体パタ−ン形成方法 | 
Publications (2)
| Publication Number | Publication Date | 
|---|---|
| JPS58161392A JPS58161392A (ja) | 1983-09-24 | 
| JPS6358396B2 true JPS6358396B2 (cs) | 1988-11-15 | 
Family
ID=12680110
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date | 
|---|---|---|---|
| JP4402582A Granted JPS58161392A (ja) | 1982-03-18 | 1982-03-18 | 絶縁基板の導体パタ−ン形成方法 | 
Country Status (1)
| Country | Link | 
|---|---|
| JP (1) | JPS58161392A (cs) | 
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| JPS5262656A (en) * | 1975-11-20 | 1977-05-24 | Oki Electric Ind Co Ltd | Method of producing integrated circuit | 
- 
        1982
        - 1982-03-18 JP JP4402582A patent/JPS58161392A/ja active Granted
 
Also Published As
| Publication number | Publication date | 
|---|---|
| JPS58161392A (ja) | 1983-09-24 | 
Similar Documents
| Publication | Publication Date | Title | 
|---|---|---|
| JPS6358396B2 (cs) | ||
| JPH10321651A (ja) | 半導体装置 | |
| JPS6024965A (ja) | 端面型サ−マルヘツドの製造方法 | |
| JPS58162093A (ja) | 絶縁基板の導体パタ−ン形成方法 | |
| JP2759730B2 (ja) | 印刷回路基板 | |
| JPH0751810Y2 (ja) | サーマルヘッド用印刷配線基板 | |
| JPH01286864A (ja) | サーマルヘッド | |
| JPS6237738Y2 (cs) | ||
| JPH0339260A (ja) | サーマルヘッド及びその製造方法 | |
| JPS61123549A (ja) | サ−マルヘツド | |
| JPH06218969A (ja) | サーマルヘッド基板 | |
| JP2024019972A (ja) | 絶縁基板、絶縁基板の製造方法及びサーマルプリントヘッド | |
| JPS5828846A (ja) | ボンデイング端子電極 | |
| JPH03227256A (ja) | サーマルヘッド | |
| JPH02206562A (ja) | サーマルヘッド | |
| JPH03196692A (ja) | Icリード半田付け用のパッド | |
| JPS61198740A (ja) | 厚膜回路基板 | |
| JPH0342498B2 (cs) | ||
| JPS592865A (ja) | ドライバ搭載型サ−マルヘツド | |
| JPH05259610A (ja) | 金属膜パターンを有する電子部品の製造方法 | |
| JPS6196797A (ja) | 厚膜hic多層基板の製造方法 | |
| JPH06296071A (ja) | 印刷回路基板 | |
| JPS62219933A (ja) | Icチツプ実装用基板製造法 | |
| JPS62183536A (ja) | 混成集積回路の製造方法 | |
| JPS58158273A (ja) | サ−マルヘツド |