JPS6358396B2 - - Google Patents

Info

Publication number
JPS6358396B2
JPS6358396B2 JP57044025A JP4402582A JPS6358396B2 JP S6358396 B2 JPS6358396 B2 JP S6358396B2 JP 57044025 A JP57044025 A JP 57044025A JP 4402582 A JP4402582 A JP 4402582A JP S6358396 B2 JPS6358396 B2 JP S6358396B2
Authority
JP
Japan
Prior art keywords
conductor
forming
insulating substrate
conductor pattern
pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57044025A
Other languages
Japanese (ja)
Other versions
JPS58161392A (en
Inventor
Takafumi Endo
Toshiaki Shoji
Hiroshi Sasaki
Toshio Hida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP4402582A priority Critical patent/JPS58161392A/en
Publication of JPS58161392A publication Critical patent/JPS58161392A/en
Publication of JPS6358396B2 publication Critical patent/JPS6358396B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Electronic Switches (AREA)
  • Manufacturing Of Printed Circuit Boards (AREA)

Description

【発明の詳細な説明】 この発明はサーマルヘツド等の絶縁基板上に互
いに異種の金属からなる2種類の導体パターンを
形成するための方法に関するものである。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a method for forming two types of conductor patterns made of different metals on an insulating substrate such as a thermal head.

本件発明者はフアクシミリ等に用いられるサー
マルヘツドにおいて、絶縁基板上の発熱抵抗体を
駆動するためのICを同じ絶縁基板上に搭載した
ものを開発している。このようなサーマルヘツド
において絶縁基板上にICをダイボンドするため
のボンデイングパツドあるいは該ICをワイヤボ
ンドするためのボンデイングパツドに用いられる
金と、上記発熱抵抗体に電圧を供給する電極リー
ドに用いられる金とではその種類が異なるが、上
記ICを直接上記絶縁基板上に搭載する場合には
上記ボンデイングパツド用の金パターンと電極リ
ード用の金パターンとが相互に接続されてなる導
体パターンを形成する必要がある。
The inventor of the present invention has developed a thermal head used in facsimiles and the like in which an IC for driving a heating resistor on an insulating substrate is mounted on the same insulating substrate. In such a thermal head, gold is used for the bonding pad for die-bonding the IC on the insulating substrate or for wire-bonding the IC, and gold is used for the electrode lead that supplies voltage to the heating resistor. The type of gold differs depending on the type of gold used, but when the IC is mounted directly on the insulating substrate, a conductor pattern is used in which the gold pattern for the bonding pad and the gold pattern for the electrode lead are connected to each other. need to be formed.

従来、この種の導体パターン形成方法は次のよ
うなものであつた。即ち、第1図に示すように、
絶縁基板1上に第1の導体パターン2をプリント
印刷する。次に第2図に示すように第2の導体パ
ターン3を第1の導体パターン2と同様プリント
印刷にて形成し、最後に両導体パターン2,3を
焼成、焼結する。
Conventionally, this type of conductor pattern forming method has been as follows. That is, as shown in Figure 1,
A first conductor pattern 2 is printed on an insulating substrate 1. Next, as shown in FIG. 2, a second conductor pattern 3 is formed by printing in the same manner as the first conductor pattern 2, and finally both conductor patterns 2 and 3 are fired and sintered.

従来の絶縁基板の導体パターン形成方法は以上
のとおりであり、両導体パターンを形成するのに
プリント印刷技術を用いていたので、その位置合
わせ精度は導体パターンを微細なフアインパター
ンとして形成するには不充分であるという欠点が
あつた。
The conventional method for forming conductor patterns on insulating substrates is as described above, and since printing technology was used to form both conductor patterns, the alignment accuracy is not high enough to form the conductor patterns as fine fine patterns. The problem was that it was insufficient.

この発明は上記のような従来のものの欠点を除
去するためになされたもので、第1および第2の
導体パターンを形成すべき領域の絶縁基板の幅方
向全幅にわたつて第1および第2の導体を塗布し
て2種の導体グレーズを形成し、これらを焼成し
た後エツチングを行うことにより、異種金属から
なるフアインパターンの導体パターンを形成でき
る絶縁基板の導体パターン形成方法を提供するこ
とを目的としている。
This invention has been made in order to eliminate the drawbacks of the conventional ones as described above. To provide a method for forming a conductor pattern on an insulating substrate, in which a fine pattern of conductor patterns made of different metals can be formed by coating a conductor to form two types of conductor glazes, firing them, and then etching them. The purpose is

以下、この発明の一実施例を図について説明す
る。
An embodiment of the present invention will be described below with reference to the drawings.

第3図および第4図は本発明の一実施例による
絶縁基板の導体パターン形成方法を説明するため
の図であり、以下両図を参考に本発明による導体
パターン形成方法を説明する。
3 and 4 are diagrams for explaining a method for forming a conductor pattern on an insulating substrate according to an embodiment of the present invention, and the method for forming a conductor pattern according to the present invention will be explained below with reference to both figures.

まず第3図に示すように、絶縁基板1上の第1
の導体パターンを形成すべき領域2の、基板1の
幅方向全幅にわたつて第1の導体を塗布し、第1
の導体グレーズ4を形成する。次に絶縁基板1上
の第1の導体パターンとは異種の金属からなる第
2の導体パターンを形成すべき領域3の基板1幅
方向全幅にわたつて第2の導体を塗布し、第2の
導体グレーズ5を形成する。この際、該第2の導
体グレーズ5の両側端辺は上記第1の導体グレー
ズ4の端辺4aと重なるようにする。そして、両
導体グレーズ4,5を焼成、焼結した後、写真法
を用いて露光、現像、エツチングを両導体パター
ン2,3について一度に行い、第1の導体パター
ン2と第2の導体パターン3とが連続した導体パ
ターンを形成する(第4図参照)。
First, as shown in FIG.
The first conductor is applied over the entire width of the substrate 1 in the region 2 where the conductor pattern is to be formed, and
A conductive glaze 4 is formed. Next, a second conductor is applied over the entire width of the substrate 1 in the region 3 where a second conductor pattern made of a metal different from that of the first conductor pattern on the insulating substrate 1 is to be formed. A conductive glaze 5 is formed. At this time, both end sides of the second conductive glaze 5 are made to overlap with the end sides 4a of the first conductive glaze 4. After firing and sintering both conductor glazes 4 and 5, exposure, development, and etching are performed on both conductor patterns 2 and 3 at once using a photographic method, thereby forming the first conductor pattern 2 and the second conductor pattern. 3 form a continuous conductor pattern (see FIG. 4).

このように、本方法では導体パターンを形成す
るのに位置合わせが容易に行える写真法を用いて
いるので、異種金属からなるフアインパターンの
導体パターンを容易に作成することができる。
As described above, since this method uses a photographic method that allows for easy alignment to form a conductor pattern, it is possible to easily create a fine pattern conductor pattern made of different metals.

以上のように本発明によれば、絶縁基板上に帯
状に2つの導体グレーズ層を形成し、エツチング
によつて2つの導体パターンが連続した導体パタ
ーンを形成するようにしたので、異種金属からな
るフアインパターンの導体パターンを形成できる
効果がある。
As described above, according to the present invention, two conductor glaze layers are formed in a band shape on an insulating substrate, and the two conductor patterns are formed into a continuous conductor pattern by etching. This has the effect of forming a fine pattern conductor pattern.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図および第2図は従来の絶縁基板の導体パ
ターン形成方法を説明するための平面図、第3図
および第4図は本発明の一実施例による絶縁基板
の導体パターン形成方法を説明するための平面図
である。 1……絶縁基板、2,3……第1、第2の導体
パターン、4,5……第1、第2の導体グレー
ズ、6……導体パターン。なお図中同一符号は同
一又は相当部分を示す。
1 and 2 are plan views for explaining a conventional method for forming a conductor pattern on an insulating substrate, and FIGS. 3 and 4 illustrate a method for forming a conductor pattern on an insulating substrate according to an embodiment of the present invention. FIG. 1... Insulating substrate, 2, 3... First and second conductor patterns, 4, 5... First and second conductor glaze, 6... Conductor pattern. Note that the same reference numerals in the figures indicate the same or equivalent parts.

Claims (1)

【特許請求の範囲】[Claims] 1 互いに異種の金属からなる第1および第2の
導体パターンを絶縁基板上に形成する方法であつ
て、上記第1および第2の導体パターンを形成す
べき領域の絶縁基板の幅方向全幅にわたつてそれ
ぞれ第1および第2の導体を塗布して第1および
第2の導体グレーズを形成し、両導体グレーズを
焼成した後露光、現像、エツチングを行い第1と
第2の導体パターンが相互に連続した導体パター
ンを形成することを特徴とする絶縁基板の導体パ
ターン形成方法。
1 A method for forming first and second conductor patterns made of different metals on an insulating substrate, the method comprising: forming first and second conductor patterns on an insulating substrate, the method comprising: forming first and second conductor patterns made of different metals; Then, first and second conductor patterns are applied respectively to form first and second conductor glazes, and after both conductor glazes are fired, exposure, development, and etching are performed so that the first and second conductor patterns are mutually aligned. A method for forming a conductor pattern on an insulating substrate, the method comprising forming a continuous conductor pattern.
JP4402582A 1982-03-18 1982-03-18 Method of forming conductor pattern of insulated board Granted JPS58161392A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4402582A JPS58161392A (en) 1982-03-18 1982-03-18 Method of forming conductor pattern of insulated board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4402582A JPS58161392A (en) 1982-03-18 1982-03-18 Method of forming conductor pattern of insulated board

Publications (2)

Publication Number Publication Date
JPS58161392A JPS58161392A (en) 1983-09-24
JPS6358396B2 true JPS6358396B2 (en) 1988-11-15

Family

ID=12680110

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4402582A Granted JPS58161392A (en) 1982-03-18 1982-03-18 Method of forming conductor pattern of insulated board

Country Status (1)

Country Link
JP (1) JPS58161392A (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5262656A (en) * 1975-11-20 1977-05-24 Oki Electric Ind Co Ltd Method of producing integrated circuit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5262656A (en) * 1975-11-20 1977-05-24 Oki Electric Ind Co Ltd Method of producing integrated circuit

Also Published As

Publication number Publication date
JPS58161392A (en) 1983-09-24

Similar Documents

Publication Publication Date Title
JPS6358396B2 (en)
JPH04234676A (en) Manufacture of heat-sensitive recording element
JPH0617239U (en) Assembly board for hybrid IC
JPS58162093A (en) Method of forming conductor pattern of insulated board
JPH0730656Y2 (en) Ozone generator
JPH10321651A (en) Semiconductor device
JPS58162094A (en) Method of forming conductor pattern of insulated board
JPH0751810Y2 (en) Printed wiring board for thermal head
JP2759730B2 (en) Printed circuit board
JPH01286864A (en) Thermal head
JPS6237738Y2 (en)
JPS61123549A (en) Thermal head
JPH06218969A (en) Thermal head substrate
JP2024019972A (en) Insulating substrate, manufacturing method of insulating substrate, and thermal print head
JPH0339260A (en) Thermal head and production thereof
JPH02206562A (en) Thermal head
JPS5828846A (en) Bonding terminal electrode
JPH03227256A (en) Thermal head
JPH03196692A (en) Pad for ic lead soldering
JPS61198740A (en) Thick-film circuit substrate
JPH0342498B2 (en)
JPH02204057A (en) Thermal head and manufacture thereof
JPS58158273A (en) Thermal head
JPH05259610A (en) Manufacture of electronic part having metal film pattern
JPS6196797A (en) Manufacture of thick film hic multilayer substrate