JPS6354252B2 - - Google Patents

Info

Publication number
JPS6354252B2
JPS6354252B2 JP450683A JP450683A JPS6354252B2 JP S6354252 B2 JPS6354252 B2 JP S6354252B2 JP 450683 A JP450683 A JP 450683A JP 450683 A JP450683 A JP 450683A JP S6354252 B2 JPS6354252 B2 JP S6354252B2
Authority
JP
Japan
Prior art keywords
signal
serial
binary data
output
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP450683A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59128851A (ja
Inventor
Shinji Matsumoto
Shigeto Suzuki
Minoru Nakamura
Masaru Hashirano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP450683A priority Critical patent/JPS59128851A/ja
Publication of JPS59128851A publication Critical patent/JPS59128851A/ja
Publication of JPS6354252B2 publication Critical patent/JPS6354252B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/38Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40Transmitting circuits; Receiving circuits
    • H04L25/49Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems

Landscapes

  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
JP450683A 1983-01-14 1983-01-14 デ−タ解読装置 Granted JPS59128851A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP450683A JPS59128851A (ja) 1983-01-14 1983-01-14 デ−タ解読装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP450683A JPS59128851A (ja) 1983-01-14 1983-01-14 デ−タ解読装置

Publications (2)

Publication Number Publication Date
JPS59128851A JPS59128851A (ja) 1984-07-25
JPS6354252B2 true JPS6354252B2 (enrdf_load_stackoverflow) 1988-10-27

Family

ID=11585934

Family Applications (1)

Application Number Title Priority Date Filing Date
JP450683A Granted JPS59128851A (ja) 1983-01-14 1983-01-14 デ−タ解読装置

Country Status (1)

Country Link
JP (1) JPS59128851A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS59128851A (ja) 1984-07-25

Similar Documents

Publication Publication Date Title
US5001374A (en) Digital filter for removing short duration noise
JPS62151053A (ja) ノイズ除去回路
JPH0624356B2 (ja) データ転送方式
JPH0775343B2 (ja) 同期検出回路及び方法
JPS5923647A (ja) 直列デ−タ信号の変換方法および変換回路
JPH0331928A (ja) フレーム変換回路
EP0530030B1 (en) Circuit for detecting a synchronizing signal in frame synchronized data transmission
JPS6354252B2 (enrdf_load_stackoverflow)
JPS5916454B2 (ja) デ−タ信号検出回路
JPS6354251B2 (enrdf_load_stackoverflow)
KR900000703B1 (ko) 패리티(parity) 검출회로
JP2506407B2 (ja) クロック同期式デ―タ伝送方式
JPH08139711A (ja) 非同期データの受信回路
US7158599B2 (en) Elastic store circuit
JPH0338786B2 (enrdf_load_stackoverflow)
JP3334466B2 (ja) パラレル/シリアル変換回路
JPS5942505B2 (ja) デ−タ信号検出回路
SU1169173A1 (ru) Устройство дл преобразовани последовательного кода в параллельный
JPH0779339B2 (ja) スタ−トビツト検出回路
JPS5853257A (ja) デイジタルデ−タ受信回路
SU1417193A1 (ru) Устройство дл преобразовани последовательного кода в параллельный
SU1520530A1 (ru) Устройство дл сопр жени ЭВМ с каналом св зи
JPH0378819B2 (enrdf_load_stackoverflow)
JP3088144B2 (ja) Fifoリセット回路
SU955008A1 (ru) Устройство дл ввода-вывода информации